- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17061 > DC571A (Linear Technology)BOARD DELTA SIGMA ADC LTC2418 PDF資料下載
參數(shù)資料
| 型號(hào)： | DC571A |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 8/48頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2418 |
| 軟件下載： | QuikEval System |
| 設(shè)計(jì)資源： | DC571A Design File DC571A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuikEval™ |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 7.5 |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 工作溫度： | 0°C ~ 70°C |
| 已用 IC / 零件： | LTC2418 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | DC590B-ND - BOARD DEMO USB SERIAL CONTROLLER LTC2418IGN#PBF-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418CGN#TRPBF-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418IGN#TRPBF-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418CGN#PBF-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418CGN-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418IGNTR-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418IGN-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418CGNTR-ND - IC ADC 24BIT DIFF INPUT 28SSOP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)
LTC2414/LTC2418
16
241418fa
parity bit representing the parity of the previous 31 bits. The
parity bit is useful to check the output data integrity espe-
cially when the output data is transmitted over a distance.
The third and fourth bits together are also used to indicate
an underrange condition (the differential input voltage is be-
low – FS) or an overrange condition (the differential input
voltage is above + FS).
Bit 31 (first output bit) is the end of conversion (EOC)
indicator. This bit is available at the SDO pin during the
conversion and sleep states whenever the CS pin is LOW.
This bit is HIGH during the conversion and goes LOW
when the conversion is complete.
Bit 30 (second output bit) is a dummy bit (DMY) and is
always LOW.
Bit 29 (third output bit) is the conversion result sign indi-
cator (SIG). If VIN is >0, this bit is HIGH. If VIN is <0, this
bit is LOW.
Bit 28 (fourth output bit) is the most significant bit (MSB)
of the result. This bit in conjunction with Bit 29 also
provides the underrange or overrange indication. If both
Bit 29 and Bit 28 are HIGH, the differential input voltage is
above +FS. If both Bit 29 and Bit 28 are LOW, the
differential input voltage is below –FS.
The function of these bits is summarized in Table 3.
Table 3. LTC2414/LTC2418 Status Bits
Bit 31
Bit 30 Bit 29 Bit 28
Input Range
EOC
DMY
SIG
MSB
VIN ≥ 0.5 VREF
00
1
0V
≤ VIN < 0.5 VREF
00
1
0
–0.5 VREF ≤ VIN < 0V
0
1
VIN < – 0.5 VREF
00
0
Bits 28-6 are the 23-bit conversion result MSB first.
Bit 6 is the least significant bit (LSB).
Bits 5-1 are the corresponding channel selection bits for
the present conversion result with bit SGL output first as
shown in Figure 3.
Bit 0 is the parity bit representing the parity of the previous
31 bits. Including the parity bit, the total numbers of 1’s
and 0’s in the output data are always even.
Data is shifted out of the SDO pin under control of the serial
clock (SCK), see Figure 3. Whenever CS is HIGH, SDO
remains high impedance and any externally generated
SCK clock pulses are ignored by the internal data out shift
register.
In order to shift the conversion result out of the device, CS
must first be driven LOW. EOC is seen at the SDO pin of the
device once CS is pulled LOW. EOC changes real time from
HIGH to LOW at the completion of a conversion. This
signal may be used as an interrupt for an external micro-
controller. Bit 31 (EOC) can be captured on the first rising
edge of SCK. Bit 30 is shifted out of the device on the first
falling edge of SCK. The final data bit (Bit 0) is shifted out
on the falling edge of the 31st SCK and may be latched on
the rising edge of the 32nd SCK pulse. On the falling edge
of the 32nd SCK pulse, SDO goes HIGH indicating the
initiation of a new conversion cycle. This bit serves as EOC
(Bit 31) for the next conversion cycle. Table 4 summarizes
the output data format.
As long as the voltage applied to any channel (CH0-CH15,
COM) is maintained within the – 0.3V to (VCC + 0.3V)
absolute maximum operating range, a conversion result is
generated for any differential input voltage VIN from
–FS = – 0.5 VREF to +FS = 0.5 VREF. For differential input
voltages greater than +FS, the conversion result is clamped
to the value corresponding to the +FS + 1LSB. For differ-
ential input voltages below –FS, the conversion result is
clamped to the value corresponding to –FS – 1LSB.
Frequency Rejection Selection (FO)
The LTC2414/LTC2418 internal oscillator provides better
than 110dB normal mode rejection at the line frequency
and all its harmonics for 50Hz
±2% or 60Hz ±2%. For
60Hz rejection, FO should be connected to GND while for
50Hz rejection the FO pin should be connected to VCC.
The selection of 50Hz or 60Hz rejection can also be made
by driving FO to an appropriate logic level. A selection
change during the sleep or data output states will not
disturb the converter operation. If the selection is made
during the conversion state, the result of the conversion in
progress may be outside specifications but the following
conversions will not be affected.
APPLICATIO S I FOR ATIO
WU
UU
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MIC2015-1.2YM6 TR | IC DISTRIBUTION SW 1.2A SOT23-6 |
| DC570A | BOARD DELTA SIGMA ADC LTC2440 |
| DC1012A-A | BOARD DELTA SIGMA ADC LTC2499 |
| DC1010A-A | BOARD DELTA SIGMA ADC LTC2493 |
| RCM15DCAH-S189 | CONN EDGECARD 30POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC57-28 | 功能描述:ANT BKHAUL 28DBI 5.7GHZ 30" NFEM RoHS:是 類別:RF/IF 和 RFID >> RF 天線 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* |
| DC572A | 制造商:Linear Technology 功能描述:EVAL BOARD, LTC1592 16BIT DAC 制造商:Linear Technology 功能描述:EVAL BOARD, LTC1592 16BIT DAC; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC1592; Kit Contents:Evaluation Board for LTC1592; Features:Serial SoftSpan IOUT DAC; Length:29mm |
| DC573A | 功能描述:BOARD DELTA SIGMA ADC LTC2400 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| DC575A | 功能描述:BOARD DELTA SIGMA ADC LTC2410 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| DC579A | 功能描述:BOARD DAC LTC2600 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。