- 您現在的位置：買賣IC網 > PDF目錄295495 > DDC112U/1K (TEXAS INSTRUMENTS INC) 2-CH 20-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28 PDF資料下載
參數資料
| 型號： | DDC112U/1K |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 2-CH 20-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28 |
| 封裝： | GREEN, PLASTIC, SOIC-28 |
| 文件頁數： | 6/34頁 |
| 文件大?。?/td> | 776K |
| 代理商： | DDC112U/1K |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
DDC112
14
SBAS085B
www.ti.com
TABLE V. Timing Specifications Generalized in CLK Periods.
SYMBOL
DESCRIPTION
VALUE (CLK periods)
t6
Cont mode m/r/az cycle.
4794
t7
Cont mode data ready.
4212
(tINT > 4794)
4212
±3(t
INT = 4794)
t8
1st ncont mode data ready.
4212
±3
t9
2nd ncont mode data ready.
4548
t10
Ncont mode m/r/az cycle.
9108
4
3
2
15
4
Integrate B
Integrate A
Integrate B
m/r/az A
m/r/az B
m/r/az A
CONV
State
mbsy
m/r/az
Status
Integration
Status
DVALID
t6
t
7
t = 0
Power-Up
Side A
Data
Side B
Data
Side A
Data
FIGURE 10. Continuous Mode Timing (CONV HIGH at power-up).
SYMBOL
DESCRIPTION
VALUE (CLK = 10MHz)
VALUE (CLK = 15MHz)
t6
Cont mode m/r/az cycle.
479.4
s
319.6
s
t7
Cont mode data ready.
421.2
s(T
INT > 479.4s)
280.8
s(T
INT > 319.6s)
421.2
±0.3s(T
INT = 479.4s)
280.8
±0.2s(T
INT = 319.6s)
During the cont mode, mbsy is not active when CONV
toggles. The non-integrating side is always ready to begin
integrating when the other side finishes its integration. Con-
sequently, keeping track of the current status of CONV is all
that is needed to know the current state. Cont mode opera-
tion corresponds to states 3-6. Two of the states, 3 and 6,
only perform an integration (no m/r/az cycle).
mbsy becomes important when operating in the ncont mode;
states 1, 2, 7, and 8. Whenever CONV is toggled while mbsy
is active, the DDC112 will enter or remain in either ncont
state 1 (or 8). After mbsy goes inactive, state 2 (or 7) is
entered. This state prepares the appropriate side for integra-
tion. As mentioned above, in the ncont states, the inputs to
the DDC112 are grounded.
One interesting observation from the state diagram is that the
integrations always alternate between sides A and B. This
relationship holds for any CONV pattern and is independent
of the mode. States 2 and 7 insure this relationship during the
ncont mode.
When power is first applied to the DDC112, the beginning
state is either 1 or 8, depending on the initial level of CONV.
For CONV held HIGH at power-up, the beginning state is 1.
Conversely, for CONV held LOW at power-up, the beginning
state is 8. In general, there is a symmetry in the state
diagram between states 1-8, 2-7, 3-6, and 4-5. Inverting
CONV results in the states progressing through their sym-
metrical match.
TIMING EXAMPLES
Cont Mode
A few timing diagrams will now be discussed to help illustrate
the operation of the state machine. These are shown in
Figures 10 through 19. Table V gives generalized timing
specifications in units of CLK periods. Values in
s for
Table V can be easily found for a given CLK. For example,
if CLK = 10MHz, then a CLK period = 0.1
s. t
6 in Table V
would then be 479.4
s.
Figure 10 shows a few integration cycles beginning with
initial power-up for a cont mode example. The top signal is
CONV and is supplied by the user. The next line indicates the
current state in the state diagram. The following two traces
show when integrations and measurement cycles are under-
way. The internal signal mbsy is shown next. Finally, DVALID
is given. As described in the data sheet, DVALID goes active
LOW when data is ready to be retrieved from the DDC112.
It stays LOW until DXMIT is taken LOW by the user. In Figure
10 and the following timing diagrams, it is assumed that
DXMIT it taken LOW soon after DVALID goes LOW. The text
below the DVALID pulse indicates the side of the data and
arrows help match the data to the corresponding integration.
The signals shown in Figures 10 through 19 are drawn at
approximately the same scale.
In Figure 10, the first state is ncont state 1. The DDC112
always powers up in the ncont mode. In this case, the first
state is 1 because CONV is initially HIGH. After the first two
states, cont mode operation is reached and the states begin
toggling between 4 and 5. From now on, the input is being
continuously integrated, either by side A or side B. The time
needed for the m/r/az cycle, t6, is the same time that
相關PDF資料 |
PDF描述 |
|---|---|
| DDC123JK-7-F | 100 mA, 50 V, 2 CHANNEL, NPN, Si, SMALL SIGNAL TRANSISTOR |
| DDL24W700G30LF | 24 CONTACT(S), FEMALE, D SUBMINIATURE CONNECTOR, SOLDER, SOCKET |
| DDV36W443G40LF | 36 CONTACT(S), FEMALE, D SUBMINIATURE CONNECTOR, SOLDER, SOCKET |
| DDV47W143G30LF | 47 CONTACT(S), FEMALE, D SUBMINIATURE CONNECTOR, SOLDER, SOCKET |
| DDV47W143H40LF | 47 CONTACT(S), FEMALE, D SUBMINIATURE CONNECTOR, SOLDER, SOCKET |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DDC112UG4 | 功能描述:模數轉換器 - ADC Dual Current Input 20-Bit RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| DDC112UK | 功能描述:模數轉換器 - ADC Dual Current Input 20-Bit RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| DDC112UK | 制造商:Texas Instruments 功能描述:DUAL CURRENT INPUT 20 BIT ANALOG/DIGITAL |
| DDC112UK | 制造商:Texas Instruments 功能描述:20BIT ADC DUAL SMD SOIC28 112 |
| DDC112UK/1K | 功能描述:模數轉換器 - ADC Dual Current Input 20-Bit RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。