
""#
SBAS325A JUNE 2004 REVISED JUNE 2005
www.ti.com
9
The digital interface of the DDC118 provides the digital
results via a synchronous serial interface consisting of
differential data clocks (DCLK and DCLK), a valid data pin
(DVALID), differential serial data output pins (DOUT and
DOUT), and differential serial data input pins (DIN and
DIN). The DDC118 contains only four A/D converters, so
the conversion process is interleaved (see Figure 2). The
integration and conversion process is fundamentally
independent of the data retrieval process. Consequently,
the CLK frequency and DCLK frequencies need not be the
same. DIN and DIN are only used when multiple
converters are cascaded and should be tied to DGND and
DVDD otherwise.
DEVICE OPERATION
Basic Integration Cycle
The topology of the front end of the DDC118 is an analog
integrator as shown in Figure 3. In this diagram, only Input
IN1 is shown. This representation of the input stage
consists of an operational amplifier, a selectable feedback
capacitor network (C
F
), and several switches that
implement the integration cycle. The timing relationships
of all of the switches shown in Figure 3 are illustrated in
Figure 4. Figure 4 is used to conceptualize the operation
of the integrator input stage of the DDC118 and should not
be used as an exact timing tool for design. See Figure 5 for
the block diagrams of the reset, integrate, wait and convert
states of the integrator section of the DDC118. This
internal switching network is controlled externally with the
convert
pin
(CONV),
(RANGE0-RANGE2), and the system clock (CLK). For the
best noise performance, CONV must be synchronized
with the rising edge of CLK. It is recommended that CONV
toggle within
±
10ns of the rising edge of CLK.
range
selection
pins
The noninverting inputs of the integrators are connected to
ground. Consequently, the DDC118 analog ground should
be as clean as possible. The range switches, along with
the internal and external capacitors (C
F
), are shown in
parallel between the inverting input and output of the
operational amplifier. At the beginning of a conversion, the
switches S
A/D
, S
INTA
, S
INTB
, S
REF1
, S
REF2
, and S
RESET
are set (see Figure 4).
IN1, IN2, IN5, and IN6,
Integrator A
IN1, IN2, IN5, and IN6,
Integrator B
IN3, IN4, IN7, and IN8,
Integrator A
IN3, IN4, IN7, and IN8,
Integrator B
Conversion in Progress
DVALID
IN1B
IN2B
IN5B
IN6B
IN3B
IN4B
IN7B
IN8B
IN1A
IN2A
IN5A
IN6A
Integrate
Integrate
Integrate
Integrate
Integrate
Integrate
Integrate
Integrate
IN3A
IN4A
IN7A
IN8A
IN1B
IN2B
IN5B
IN6B
IN3B
IN4B
IN7B
IN8B
IN1A
IN2A
IN5A
IN6A
IN3A
IN4A
IN7A
IN8A
Figure 2. Basic Integration and Conversion Timing for the DDC118 (continuous mode)
50pF
25pF
12.5pF
VREF
RANGE2
RANGE1
RANGE0
To Converter
S
RESET
S
REF2
S
A/D1A
S
INTA
S
REF1
S
INTB
IN1
ESD
Protection
Diodes
Input
Current
Integrator A
Integrator B (same as A)
Photodiode
3pF
Figure 3. Basic Integration Configuration for Input 1, shown with a 250pC (C
F
= 62.5pF) Input Range