- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376727 > DK900 (意法半導(dǎo)體) DK900 Development Kit For PSD9xxF Family of Flash PSDs(用于PSD9XXF系列PSD的開發(fā)套件DK900) PDF資料下載
參數(shù)資料
| 型號： | DK900 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | DK900 Development Kit For PSD9xxF Family of Flash PSDs(用于PSD9XXF系列PSD的開發(fā)套件DK900) |
| 中文描述： | DK900開發(fā)套件PSD9xxF月臺幕門的閃存（用于PSD9XXF系列私營部門的開發(fā)套件DK900家庭） |
| 文件頁數(shù)： | 20/53頁 |
| 文件大小： | 1162K |
| 代理商： | DK900 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
19
Heres the memory map at power up. Note that we are executing from CSBOOT0/1 and that MAIN FLASH is in data
space. During the download, the complete new executable, including the vector table, is copied into FS0. During this
time the swap bit in the PAGE register is 0 and the VM register is 0x12.
STEP 1
ACTIONS:
* Power up
* Boot from CSBOOT0/CSBOOT1
* Program (if needed) and verify 8 Flash segments in data space with 8031 UART
DEFAULT SETTINGS:
* SWAP = 0 (SWAP is one page bit)
* UNLOCK = 0 (UNLOCK is one page bit)
* Main Flash is initially in data space (NVM setting)
* EEPROM is initially in program space (NVM setting)
FFFF
0000
4000
8000
C000
FFFF
0000
4000
8000
C000
1000
2000
CSBOOT0
SYSTEM RAM & I/O
SYSTEM RAM & I/O
SYSTEM RAM & I/O
SYSTEM RAM & I/O
PROGRAM SPACE
(PSEN\)
PAGE X
DATA SPACE
(RD\)
PAGE 0
PAGE 1
PAGE 2
PAGE 3
COMMON
MEMORY
ACROSS ALL
DATA PAGES
Execute
from
here
NOTHING MAPPED
NOTHING MAPPED
NOTHING MAPPED
NOTHING MAPPED
NOTHING MAPPED
FS0
FS1
FS2
FS3
FS5
FS4
FS6
FS7
CSBOOT1
Figure 20 Memory map at power up, NVswap=0
Now, lets set a flag (NVswap) to indicate we want to run the code in FS0 the next time we power up. This flag is non
volatile so that, if power is removed, the system knows how its desired to power up.
Cycle power to the unit. We have embedded code running in the initialization routine to detect the state of Nvswap and
to write that value into the PAGE register(msb) at power up. If its 0, the code bundle residing in CSBOOT0/1
continues to run. If its 1, we perform the memory manipulations depicted in the next three figures.
For purposes of this example, lets assume NVswap = 1 indicating the desire to execute from the MAIN FLASH
memory. First we write to the VM (virtual memory) register in the PSD a value of 0x06. This action moves the MAIN
FLASH area (FS0..FS7) into program space as shown in the following figure. At this point, the code residing in
CSBOOT0/1 is still running.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DKF110PFW1LPES | Solid-State Fingerprint Sensor |
| DKF110PFW1LPG | Solid-State Fingerprint Sensor |
| DKF110PFW1STES | Solid-State Fingerprint Sensor |
| DKF110PFW1STG | Solid-State Fingerprint Sensor |
| DKF110PFWLPES | Solid-State Fingerprint Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DK900-110 | 功能描述:開發(fā)板和工具包 - 8051 PSD Develop for 8051 RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| DK900-220 | 功能描述:開發(fā)板和工具包 - 8051 PSD Develop for 8051 RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| DK900-HC11-110 | 功能描述:開發(fā)板和工具包 - 其他處理器 PSD Devlp for 68HC11 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| DK900-HC11-220 | 功能描述:開發(fā)板和工具包 - 其他處理器 PSD Devlp for 68HC11 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| DK9209 | 制造商:BRUSH 功能描述:FUSES CLASS RK5 TIME DELAY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。