- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376727 > DK900 (意法半導(dǎo)體) DK900 Development Kit For PSD9xxF Family of Flash PSDs(用于PSD9XXF系列PSD的開發(fā)套件DK900) PDF資料下載
參數(shù)資料
| 型號： | DK900 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | DK900 Development Kit For PSD9xxF Family of Flash PSDs(用于PSD9XXF系列PSD的開發(fā)套件DK900) |
| 中文描述： | DK900開發(fā)套件PSD9xxF月臺幕門的閃存（用于PSD9XXF系列私營部門的開發(fā)套件DK900家庭） |
| 文件頁數(shù)： | 39/53頁 |
| 文件大小： | 1162K |
| 代理商： | DK900 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
38
PIN
#
SIGNAL
NAME
DESCRIPTION
JTAG = IEEE 1149.1
EJTAG = ST EHANCED JTAG
Enables JTAG pins on PSD8XXF (optional)
JTAG reset on target (optional per 1149.1)
Signal ground
Generic control signal, (optional)
JTAG serial data input
EJTAG programming status (optional)
VDC Source from target (2.7 - 5.5 VDC)
Target system reset (recommended)
JTAG mode select
Signal ground
JTAG clock
Signal ground
JTAG serial data output
EJTAG programming error (optional)
Type
Flashlink is
Signal
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Notes
1.
Bold
signals are required connections
2. all signal grounds are connected inside FlashLink adapter
3. OC = open collector, pulled-up to Vcc inside FlashLink adapter
4. * = Not supported initially by PSDsoft.
5. The target device must supply Vcc to the FlashLink Adapter (2.7 to 5.5 VDC, 15mA
max @ 5.5V).
JEN\
TRST\ *
GND
CNTL *
TDI
TSTAT
Vcc
RST\
TMS
GND
TCK
GND
TDO
TERR\
OC,100K
OC,10K
OC,100K
OC,10K
Source
Source
Source
Source
Destination
Source
Source
Source
Destination
Destination
Figure 29 Pin descriptions for FlashLink adapter assembly
All 14 signals may not be needed for a given application. Here's how they break down:
(6) Core signals that must be connected: TDI, TDO, TMS, TCK, Vcc, GND
(2) Optional signals for enhanced ISP (Option 3 flow control): TSTAT, TERR\
(1) Optional signal to control multiplexing of the JTAG signals: JEN\
(1) Recommended signal to allow FlashLink to reset target system during and
after ISP: RST\
(1) Optional IEEE-1149.1 signal for JTAG chain reset: TRST\
(1) Optional generic control signal from FlashLink to target system: CNTL
(2) Two additional ground lines to help reduce EMI if a ribbon cable is used.
These ground lines "sandwich" the TCK signal in the ribbon cable. These
lines are not needed for use with the flying lead cable, that is why the
flying lead cable has only 12 of 14 wires populated.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DKF110PFW1LPES | Solid-State Fingerprint Sensor |
| DKF110PFW1LPG | Solid-State Fingerprint Sensor |
| DKF110PFW1STES | Solid-State Fingerprint Sensor |
| DKF110PFW1STG | Solid-State Fingerprint Sensor |
| DKF110PFWLPES | Solid-State Fingerprint Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DK900-110 | 功能描述:開發(fā)板和工具包 - 8051 PSD Develop for 8051 RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| DK900-220 | 功能描述:開發(fā)板和工具包 - 8051 PSD Develop for 8051 RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| DK900-HC11-110 | 功能描述:開發(fā)板和工具包 - 其他處理器 PSD Devlp for 68HC11 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| DK900-HC11-220 | 功能描述:開發(fā)板和工具包 - 其他處理器 PSD Devlp for 68HC11 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| DK9209 | 制造商:BRUSH 功能描述:FUSES CLASS RK5 TIME DELAY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。