- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376783 > DM74ALS652 (Fairchild Semiconductor Corporation) Octal 3-STATE Bus Transceiver and Register(八總線收發(fā)器和寄存器（三態(tài)輸出）) PDF資料下載
參數(shù)資料
| 型號(hào)： | DM74ALS652 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Octal 3-STATE Bus Transceiver and Register(八總線收發(fā)器和寄存器（三態(tài)輸出）) |
| 中文描述： | 八路三態(tài)總線收發(fā)器和寄存器（八總線收發(fā)器和寄存器（三態(tài)輸出）） |
| 文件頁數(shù)： | 6/6頁 |
| 文件大?。?/td> | 57K |
| 代理商： | DM74ALS652 |
www.fairchildsemi.com
6
D
Physical Dimensions
inches (millimeters) unless otherwise noted (Continued)
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
Package Number N24C
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM74ALS652NT | 10-Bit Buffer/Driver With 3-State Outputs 24-SOIC -40 to 85 |
| DM74ALS652WM | Octal 3-STATE Bus Transceiver and Register |
| DM74ALS74A | Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear(雙正邊緣觸發(fā)的D觸發(fā)器（帶預(yù)置和清除端）) |
| DM74ALS74AN | Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear |
| DM74ALS74ASJ | Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM74ALS652NT | 功能描述:總線收發(fā)器 Oct 3-STATE Tran Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| DM74ALS652NT | 制造商:Fairchild Semiconductor Corporation 功能描述:IC 74ALS TTL 74ALS652 DIP24 5V |
| DM74ALS652NT_Q | 功能描述:總線收發(fā)器 Oct 3-STATE Tran Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| DM74ALS652WM | 功能描述:總線收發(fā)器 Oct 3-STATE Tran Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| DM74ALS652WM_Q | 功能描述:總線收發(fā)器 Oct 3-STATE Tran Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。