- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376803 > DM9161E (Electronic Theatre Controls, Inc.) 10/100 Mbps FAST ETHERNET PHYSICAL LAYER SINGLE CHIP TRANSCEIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | DM9161E |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 10/100 Mbps FAST ETHERNET PHYSICAL LAYER SINGLE CHIP TRANSCEIVER |
| 中文描述： | 10/100 Mbps快速以太網(wǎng)物理層單芯片收發(fā)器 |
| 文件頁數(shù)： | 6/47頁 |
| 文件大?。?/td> | 561K |
| 代理商： | DM9161E |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
DM9161
10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
6
Final
Version: DM9161-DS-F02
May 10,2002
5. Pin Description
I: Input, O: Output, LI: Latch input when power-up/reset, Z: Tri-State output, U: Pulled up
D: Pulled down
5.1 Normal MII Interface, 21 pins
Pin No.
Pin Name
I/O
16
TXER/TXD [4]
I
Transmit Error/The Fifth TXD Data Bit
In 100Mbps mode, when the signal indicates active high and TXEN is
active, the HALT symbol substitutes the actual data nibble. In 10Mbps, the
input is ignored
In bypass mode (bypass BP4B5B), TXER becomes the TXD [4] pin, the
fifth TXD data bit of the 5B symbol
20,19,18,17
TXD [0:3]
I
Transmit Data
4-bit nibble data inputs (synchronous to the TXCLK) when in 10/100Mbps
nibble mode.
In 10Mbps GPSI (7-Wired) mode, the TXD [0] pin is used as the serial data
input pin, and TXD [1:3] are ignored.
Description
21
TXEN
I
Transmit Enable
Active high indicates the presence of valid nibble data on the TXD [0:3] for
both 100Mbps and 10Mbps nibble modes.
In 10Mbps GPSI (7-Wired) mode, active high indicates the presence of
valid 10Mbps data on TXD [0].
Transmit Clock
The transmitting clock provides the timing reference for the transfer of the
TXEN, TXD, and TXER. TXCLK is provided by the PHY
25MHz in 100Mbps nibble mode, 2.5MHz in 10Mbps nibble mode, 10MHz
in 10Mbps GPSI (7-Wired) mode
ISOLATE Setting:
0: Reg 0.10 will be initialized to “0”.
1: Reg 0.10 will be initialized to “1”.
Management Data Clock
Synchronous clock for the MDIO management data. This clock is provided
by management entity, and it is up to 2.5MHz
I/O Management Data I/O
Bi-directional management data which may be provided by the station
management entity or the PHY
O,
Z,
LI
(D)
In 10Mbps GPSI (7-Wired) mode, the RXD [0] pin is used as the serial
data output pin, and the RXD [1:3] are ignored
PHY address [0:3] (power up reset latch input)
PHY address sensing input pins
O,
Z
Asserted low whenever there is a status change (link, speed, duplex)
The MDINTR# pin has a high impedance output, a 2.2K
Ω
pulled high
resistor is needed
22
TXCLK/
ISOLATE
O,
Z,
LI
(D)
24
MDC
I
25
MDIO
29,28,27,26
RXD[0:3]
/PHYAD[0:3]
Receive Data Output
4-bit nibble data outputs (synchronous to RXCLK) when in 10/100Mbps
MII mode
32
MDINTR#
Status Interrupt Output:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9301 | 100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter |
| DM9301F | 100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter |
| DM9324 | 5-Bit Comparator |
| DM9324N | 5-Bit Comparator |
| DM9328 | Dual 8-Bit Shift Register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9161EP | 制造商:DAVICOM 功能描述:IC TRX 10/100MBPS ENET PHY48LQFP 制造商:DAVICOM 功能描述:IC, TRX, 10/100MBPS, ENET PHY,48LQFP 制造商:DAVICOM 功能描述:CONTROLLER, ETHERNET, 100MBPS, LQFP-48; Data Rate:100Mbps; Ethernet Type:IEEE 802.3u; Supply Voltage Max:3.3V; Digital IC Case Style:LQFP; No. of Pins:48; IC Interface Type:MII, RMII; Package / Case:48-LQFP ;RoHS Compliant: Yes |
| DM9161電路圖-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DM9161電路圖-1 |
| DM9162 | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver |
| DM9162EP | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver |
| DM9162NP | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。