參數(shù)資料
型號(hào)： DMA2286
廠商： MICRONAS SEMICONDUCTOR HOLDING AG
元件分類： 消費(fèi)家電
英文描述： DMA 2275, DMA 2286 C/D/D2-MAC Descrambler
中文描述： SPECIALTY CONSUMER CIRCUIT, PQCC68
封裝： PLASTIC, LCC-68
文件頁(yè)數(shù)： 18/48頁(yè)
文件大?。?/td> 217K
代理商： DMA2286
DMA 2275, DMA 2286
18
Table 8–3,
continued
Address
Label
Bit No.
Function
209
PSL
PSH
0–7
8–15
packet 0 syndrom low byte
packet 0 syndrom high byte
PSL + PSH = 0:
PSL + PSH > 0:
packet 0 received without error
packet 0 received with error
210
PDL
PDH
0–7
8–15
packet 0 data low byte
packet 0 data high byte
8.3. DRAM Interface
The data transfer between descrambler chip and acqui-
sition DRAM interface controlled by the FP. The external
64 k x 1 bit DRAM has to store the following data
streams:
– line 625
28 byte/40ms
→
5600 bit/s
– packet bus
2 x 96 byte/448
μ
s
→
3430000 bit/s
– IM bus
→
500000 bit/s
The 1 bit DRAM interface offers a maximum data rate of
5.0625 Mbit/s by using four 20.25 MHz cycles for one
page mode read or write access. A 150 ns DRAM fulfills
the access time requirements. Fig. 9–14 shows the
DRAM interface waveform. Refresh of the DRAM is con-
trolled by the FP, which starts a number of refresh cycles
within every line. An 8 bit refresh is performed to allow
the use of 256 Kbit DRAMs.
The acquisition DRAM is used on one side to store re-
ceived packet data and line 625 information needed by
the CCU and the conditional access subsystem (CASS)
and on the other side to store control information needed
by the descrambler chip (e.g. control words, filter coeffi-
cients, packet addresses etc.). Therefore, the descram-
bler chip does not include special IM bus registers ex-
cept those for subaddressing and sound processing (on
the DMA 2286 only).
The upper end of the DRAM address space can be used
as a scratch buffer for the CCU software. This DRAM
area is also refreshed and will never be used by the des-
crambler chip.
相關(guān)PDF資料
PDF描述
DMB01CM24 Timers Multifunction
DMB01DM24 LIN fail-safe system basis chip; Package: SOT549-1 (HTSSOP32); Container: Reel Dry Pack, SMD, 13"
DMBT9018 TECHNICAL SPECIFICATIONS OF NPN EPITAXIAL PLANAR TRANSISTOR
DMC-50097H LCD Module Specification
DMC-50149 LCD Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DMA230A20A 制造商:M.E.C. TIMERS 功能描述:
DMA24 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:IGBTVSTM AC LINE TRANSIENT VOLTAGE SUPPRESSOR
DMA24A10 制造商:M.E.C. TIMERS 功能描述:
DMA-250MA 制造商:Cooper Bussmann 功能描述:
DMA260J 制造商:Endicott Research Group Inc (ERG) 功能描述:12V IVRTR 450-600V, 6 I (MA) 1500, JST SM02(8.0)B-BHS-1 (X2) - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*