- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16767 > DP83848YB-EVK/NOPB (National Semiconductor)EVAL BOARD PHYTER EXTREME TEMP PDF資料下載
參數(shù)資料
| 型號(hào)： | DP83848YB-EVK/NOPB |
| 廠商： | National Semiconductor |
| 文件頁(yè)數(shù)： | 5/86頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD PHYTER EXTREME TEMP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 接口，以太網(wǎng) |
| 已用 IC / 零件： | DP83848YB |
| 已供物品： | 板 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)
www.national.com
12
D
P
83
84
8YB
1.5 JTAG Interface
1.6 Reset and Power Down
1.7 Strap Options
The DP83848YB uses many of the functional pins as strap options. The values of these pins are sampled during reset
and used to strap the device into specific modes of operation. The strap option pin assignments are defined below. The
functional pin name is indicated in parentheses.
A 2.2 k
resistor should be used for pull-down or pull-up to change the default strap option. If the default option is
required, then there is no need for external pull-up or pull down resistors. Since these pins may have alternate functions
after reset is deasserted, they should not be connected directly to VCC or GND.
Signal Name
Type
Pin #
Description
TCK
I, PU
8
TEST CLOCK
This pin has a weak internal pullup.
TDI
I, PU
12
TEST DATA INPUT
This pin has a weak internal pullup.
TDO
O
9
TEST OUTPUT
TMS
I, PU
10
TEST MODE SELECT
This pin has a weak internal pullup.
TRST#
I, PU
11
TEST RESET: Active low asynchronous test reset.
This pin has a weak internal pullup.
Signal Name
Type
Pin #
Description
RESET_N
I, PU
29
RESET: Active Low input that initializes or re-initializes the
DP83848YB. Asserting this pin low for at least 1
s will force a re-
set process to occur. All internal registers will re-initialize to their
default states as specified for each bit in the Register Block sec-
tion. All strap options are re-initialized as well.
PWR_DOWN/INT
I, OD, PU
7
See Section 5.5 for detailed description.
The default function of this pin is POWER DOWN.
POWER DOWN: The pin is an active low input in this mode and
should be asserted low to put the device in a Power Down mode.
INTERRUPT: The pin is an open drain output in this mode and will
be asserted low when an interrupt condition occurs. Although the
pin has a weak internal pull-up, some applications may require an
external pull-up resister. Register access is required for the pin to
be used as an interrupt mechanism. See Section 5.5.2 Interrupt
Mechanism for more details on the interrupt mechanisms.
Signal Name
Type
Pin #
Description
PHYAD0 (COL)
PHYAD1 (RXD_0)
PHYAD2 (RXD_1)
PHYAD3 (RXD_2)
PHYAD4 (RXD_3)
S, O, PU
S, O, PD
42
43
44
45
46
PHY ADDRESS [4:0]: The DP83848YB provides five PHY ad-
dress pins, the state of which are latched into the PHYCTRL reg-
ister at system Hardware-Reset.
The DP83848YB supports PHY Address strapping values 0
(<00000>) through 31 (<11111>). A PHY Address of 0 puts the
part into the MII Isolate Mode. The MII isolate mode must be se-
lected by strapping Phy Address 0; changing to Address 0 by reg-
ister write will not put the Phy in the MII isolate mode. Please refer
to section 2.3 for additional information.
PHYAD0 pin has weak internal pull-up resistor.
PHYAD[4:1] pins have weak internal pull-down resistors.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 200LLE8R2MEFC8X9 | CAP ALUM 8.2UF 200V 20% RADIAL |
| 462A423-51-0 | BOOT MOLDED |
| M3DDA-1636J | IDC CABLE - MKR16A/MC16G/MKR16A |
| 0210200344 | CABLE FLAT FLEX 4" 0.50MM 32POS |
| UPJ1V390MED1TD | CAP ALUM 39UF 35V 20% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DP83848YBX/NOPB | 功能描述:以太網(wǎng) IC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| DP83849C | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PHYTER? DUAL Commercial Temperature Dual Port 10/100 Mb/s Ethernet Physical Layer Transceiver |
| DP83849C_08 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PHYTER? DUAL Commercial Temperature Dual Port 10/100 Mb/s Ethernet Physical Layer Transceiver |
| DP83849CVS | 功能描述:以太網(wǎng) IC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| DP83849CVS | 制造商:Texas Instruments 功能描述:TRANSCEIVER, ENET PHYTER, DUAL, 80TQFP 制造商:Texas Instruments 功能描述:TRANSCEIVER, ENET PHYTER, DUAL, 80TQFP; Data Rate:100Mbps; Ethernet Type:IEEE 802.3u; Supply Voltage Min:3V; Supply Voltage Max:3.6V; Digital IC Case Style:TQFP; No. of Pins:80; Interface Type:MII, RMII, Serial; Operating Temperature;RoHS Compliant: Yes |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。