參數(shù)資料
型號(hào): DP8441VLJ
英文描述: DRAM Controller
中文描述: DRAM控制器
文件頁數(shù): 10/46頁
文件大?。?/td> 644K
代理商: DP8441VLJ
4.0 Programming and Resetting
4.1 RESET
After power up, the DP8440/41 must be reset and pro-
grammed before it can be used to access the DRAM. Reset
is accomplished by asserting the input RESET for at least
16 positive edges of CLK after V
CC
stabilizes. After reset,
the part can be programmed.
4.2 PROGRAMMING
Programming is accomplished by presenting a valid pro-
gramming selection on the row, column, bank selects and
ECAS inputs and toggling the ML input from low to high.
When ML goes high the part is programmed. After the first
programming after a reset the part will enter a 60 ms initiali-
zation period. During this period the controller will refresh
the memory, so further DRAM warm up cycles are not nec-
essary. The user can program the part on the fly by pulsing
ML low and high (provided that no refresh is in progress)
while a valid programming selection is on the address bus.
The part will not enter the initialization period when it is only
re-programmed.
TL/F/11718–4
FIGURE 5. Reset
TL/F/11718–5
FIGURE 6. Programming
10
相關(guān)PDF資料
PDF描述
DP84422BN DRAM Controller
DP84422J DRAM Controller
DP84422N DRAM Controller
DP84432J DRAM Controller
DP84432N DRAM Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DP8441VLJ-25 制造商:NSC 制造商全稱:National Semiconductor 功能描述:microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver
DP8441VLJ-40 制造商:NSC 制造商全稱:National Semiconductor 功能描述:microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver
DP84422BJ 制造商:Texas Instruments 功能描述:
DP84422BN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller
DP84422J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller