- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄376836 > DP8441VLJ DRAM Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | DP8441VLJ |
| 英文描述： | DRAM Controller |
| 中文描述： | DRAM控制器 |
| 文件頁(yè)數(shù)： | 21/46頁(yè) |
| 文件大?。?/td> | 644K |
| 代理商： | DP8441VLJ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)
6.0 Refresh Modes
(Continued)
6.2 EXTERNALLY CONTROLLED REFRESH
The user can perform externally controlled refreshes by as-
serting the DISRFSH and RFSH input signals. When these
inputs assert, the DP8440/41 will perform a refresh as soon
as possible. If the user keeps RFSH asserted with DISRFSH
already asserted, the DRAM controller will burst refresh the
memory for as long as the inputs are valid. The controller
will guarantee the RAS low and RAS precharge times for
every refresh. The user can choose to monitor the output
RFRQ to externally request a refresh. When RFRQ asserts,
it indicates that the refresh counter has expired.
TL/F/11718–11
FIGURE 15. Externally Controlled Refresh (2T of RAS Low and Precharge)
21
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DP84422BN | DRAM Controller |
| DP84422J | DRAM Controller |
| DP84422N | DRAM Controller |
| DP84432J | DRAM Controller |
| DP84432N | DRAM Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DP8441VLJ-25 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver |
| DP8441VLJ-40 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver |
| DP84422BJ | 制造商:Texas Instruments 功能描述: |
| DP84422BN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
| DP84422J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。