- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9266 > DS1023S-500+T&R (Maxim Integrated Products)IC DELAY LINE 256TAP 16-SOIC PDF資料下載
參數(shù)資料
| 型號： | DS1023S-500+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 10/16頁 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 256TAP 16-SOIC |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1,000 |
| 標片/步級數(shù)： | 256 |
| 功能： | 單發(fā)射，可編程 |
| 延遲到第一抽頭： | 16.5ns |
| 接頭增量： | 5ns |
| 可用的總延遲： | 1275ns |
| 獨立延遲數(shù)： | 1 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 16-SOIC W |
| 包裝： | 帶卷 (TR) |
DS1023
3 of 16
Applications can read the setting of the DS1023 Delay Line by connecting the serial output pin (Q) to the
serial input (D) through a resistor with a value of 1 to 10 kohms (Figure 2). Since the read process is
destructive, the resistor restores the value read and provides isolation when writing to the device. The
resistor must connect the serial output (Q) of the last device to the serial input (D) of the first device of a
daisy chain (Figure 1). For serial readout with automatic restoration through a resistor, the device used to
write serial data must go to a high impedance state.
To initiate a serial read, latch enable (LE) is taken to a logic 1 while serial clock (CLK) is at a logic 0.
After a waiting time (tEQV), bit 7 (MSB) appears on the serial output (Q). On the first rising (0 --> 1)
transition of the serial clock (CLK), bit 7 (MSB) is rewritten and bit 6 appears on the output after a time
tCQV. To restore the input register to its original state, this clocking process must be repeated eight times.
In the case of a daisy chain, the process must be repeated eight times per package. If the value read is
restored before latch enable (LE) is returned to logic 0, no settling time (tEDV) is required and the
programmed delay remains unchanged.
Since the DS1023 is a CMOS design, unused input pins (P3 - P7) must be connected to well-defined logic
levels; they must not be allowed to float. Serial output Q/P0 should be allowed to float if unused.
CASCADING MULTIPLE DEVICES (DAISY CHAIN) Figure 1
SERIAL READOUT Figure 2
REFERENCE DELAY
In all delay lines there is an inherent, or “step zero”, delay caused by the propagation delay through the
input and output buffers. In this device the step zero delay can be quite large compared to the delay step
size. To simplify system design a reference delay has been included on chip which may be used to
compensate for the step zero delay. In practice this means that if the device is supplied with a clock, for
example, the minimum programmed output delay is effectively zero with respect to the reference delay.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-25M-MW | CONVERTER MOD DC/DC 10V 100W |
| DS1123LE-50+ | IC DELAY LINE 256TAP 16-TSSOP |
| DS1123LE-25+ | IC DELAY LINE 256TAP 16-TSSOP |
| DS1123LE-200+ | IC DELAY LINE 256TAP 16-TSSOP |
| DS1023S-50+T | IC DELAY LINE 256TAP 16-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS10-24B | 制造商:TRANSMISSION DEVELOPMENTS 功能描述:MOULDED SPUR GEAR 1.0, 24 |
| DS1027AS | 制造商:Maxim Integrated Products 功能描述:DS1027AS |
| DS102-K | 制造商:Miyama Electric 功能描述: |
| DS102-M | 制造商:Miyama Electric 功能描述: |
| DS102OS-50 | 制造商:Maxim Integrated Products 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。