參數(shù)資料
型號(hào): DS1123LE-50+
廠商: Maxim Integrated Products
文件頁數(shù): 11/14頁
文件大?。?/td> 0K
描述: IC DELAY LINE 256TAP 16-TSSOP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 96
標(biāo)片/步級(jí)數(shù): 256
功能: 單發(fā)射,可編程
延遲到第一抽頭: 16.5ns
接頭增量: 0.5ns
可用的總延遲: 127.5ns
獨(dú)立延遲數(shù): 1
電源電壓: 3 V ~ 3.6 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 管件
DS1123L
3.3V, 8-Bit, Programmable Timing Element
6
______________________________________________________________________
AC ELECTRICAL CHARACTERISTICS (DS1123L-100)
(VCC = +3.0V to 3.6V, TA = 0°C to +70°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Reference Delay
tREF
(Notes 3, 4)
18
22
ns
Delay Step Size
tSTEP
TA = +25°C
0
1
2.25
ns
Step-Zero Delay with Respect
to IN
tD0
(Notes 4, 5)
16.5
22
ns
Step-Zero Delay with Respect
to REF
tD0REF
(Notes 6, 7)
-2.5
-1.5
0
ns
Maximum Delay with Respect
to IN
tDMAX
(Notes 4, 8)
272
ns
Delay with Respect to REF
tDREF
Position FF (Notes 7, 9)
255
ns
Delay with Respect to REF
Tolerance
VCC = 3.3V, TA = +25°C
(Notes 7, 9)
-0.75
+0.75
%
Voltage Delay Variation
(Notes 7, 9)
-0.5
+0.5
%
Temperature Delay Variation
VCC = 3.3V (Notes 7, 9)
-2.5
+2.5
%
Integral Nonlinearity (Deviation
from Straight Line)
terr
(Note 10)
-4
0
+4
ns
OUT Delta Delay
tINV0
(Note 11)
0
1
2.5
ns
IN High to PWM High
tPWM0
(Notes 4, 12)
16.5
22
ns
Minimum PWM Output Pulse
Width
tPWM
(Note 13)
5
ns
Minimum Input Pulse Width
tWI
(Note 14)
40
ns
Minimum Input Period
(Note 15)
80
ns
Input Rise and Fall Times
tr, tf
(Note 16)
0
1
s
Note 1:
All voltages are referenced to ground.
Note 2:
If IN is high during power-up, the output remains low until IN is toggled low and back high again.
Note 3:
The reference delay is closely matched to the step-zero delay to allow relative timings down to zero or less.
Note 4:
Measured from rising edge of the input to the rising edge of the output (tDR).
Note 5:
Delay from input to output with a programmed delay value of zero.
Note 6:
This is the relative delay between REF and OUT. The device is designed such that when programmed to zero delay the
OUT output always appears before the REF output. This parameter is numerically equal to tD0 - tREF (see Figure 8).
Note 7:
From rising edge to rising edge.
Note 8:
This is the actual measured delay from IN to OUT. This parameter exhibits greater temperature variation than the relative
delay parameter.
Note 9:
This is the actual measured delay with respect to the REF output. This parameter more closely reflects the programmed
delay value than the absolute delay parameter (see Figure 8). Typical delay shift due to aging is within ±0.85%. Aging
stressing includes level 1 moisture reflow preconditioning (24hr +125°C bake, 168hr +85°C/85%RH moisture soak, and
three solder reflow passes +260°C +0°C/-5°C peak) followed by 1000hr (max) VCC biased +125°C OP/L, 1000hr unbi-
ased +150°C bake, and 1000 temperature cycles at -55°C to +125°C.
Δt
t
DREF
Δt
t
DV
DREF
Δt
t
DT
DREF
相關(guān)PDF資料
PDF描述
DS1123LE-25+ IC DELAY LINE 256TAP 16-TSSOP
DS1123LE-200+ IC DELAY LINE 256TAP 16-TSSOP
DS1023S-50+T IC DELAY LINE 256TAP 16-SOIC
VE-B5Z-MU CONVERTER MOD DC/DC 2V 80W
MS27474T20A2PA CONN RCPT 65POS JAM NUT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS1123LE-50+ 功能描述:延遲線/計(jì)時(shí)元素 Programmable 3.3V 8 Bit Timing Element RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
DS1123LS-200 功能描述:延遲線/計(jì)時(shí)元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
DS1123LS-25 功能描述:延遲線/計(jì)時(shí)元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
DS1123LS-50 功能描述:延遲線/計(jì)時(shí)元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
DS1123S-100 功能描述:延遲線/計(jì)時(shí)元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube