- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1914 > DS1884AT+T (Maxim Integrated Products)IC SFP PON ONU CTRLR 24TQFN PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1884AT+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 31/92頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SFP PON ONU CTRLR 24TQFN |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
DS1884
SFP and PON ONU Controller
with Digital LDD Interface
37
Maxim Integrated
because it is busy. It is possible to take advantage
of that phenomenon by repeatedly addressing the
device, which allows the next page to be written as
soon as the device is ready to receive the data. The
alternative to acknowledge polling is to wait for maxi-
mum period of tW to elapse before attempting to write
again to the device.
EEPROM Write Cycles: When EEPROM writes occur,
the device writes the whole EEPROM memory page,
even if only a single byte on the page was modified.
Writes that do not modify all 8 bytes on the page are
allowed and do not corrupt the remaining bytes of
memory on the same page. Because the whole page
is written, bytes on the page that were not modified
during the transaction are still subject to a write cycle.
This can result in a whole page being worn out over
time by writing a single byte repeatedly. Writing a page
1 byte at a time wears the EEPROM out 8x faster than
writing the entire page at once. The device’s EEPROM
write cycles are specified in the Nonvolatile Memory
Characteristics table. The specification shown is at the
worst-case temperature. It can handle approximately
10x that many writes at room temperature. Writing to
SRAM-shadowed EEPROM memory with SEEB = 1
does not count as a EEPROM write cycle when evaluat-
ing the EEPROM’s estimated lifetime.
Reading a Single Byte from a Slave: Unlike the write
operation that uses the memory address byte to define
where the data is to be written, the read operation
occurs at the present value of the memory address
counter. To read a single byte from the slave, the
master generates a START condition, writes the slave
address byte with R/W = 1, reads the data byte with a
NACK to indicate the end of the transfer, and gener-
ates a STOP condition.
Manipulating the Address Counter for Reads: A
dummy write cycle can be used to force the address
pointer to a particular value. To do this, the master
generates a START condition, writes the slave address
byte (R/W = 0), writes the memory address where it
desires to read, generates a repeated START condi-
tion, writes the slave address byte (R/W = 1), reads
data with ACK or NACK as applicable, and generates
a STOP condition.
Memory Organization
The following sections provide the device’s register
definitions (see Figure 20 for the memory map). Each
register or row of registers has an access descriptor that
determines the password level required to read or write
the memory. Level 2 password is intended for the mod-
ule manufacture access only; level 1 password allows
another level of protection for items the end consumer
may wish to protect. Many registers are always readable,
but require password access to write. There are a few
registers that cannot be read without password access.
The below access codes describe each mode used by
the DS1884 with factory setting for the PW_ENA (A2h
Table 02h, Register C0h ) and PW_ENB (A2h Table 02h,
Register C1h) values set to factory settings.
ACCESS
CODE
READ ACCESS
WRITE ACCESS
<0>
At least 1 byte/bit in the row/byte is different
than the rest of the row/byte, so look at each
byte/bit separately for permissions.
<1>
Read all
Write PW2
<2>
Read all
Write not applicable
<3>
Read all
Write all, but the
device hardware
also writes to these
bytes/bits
<4>
Read PW2
Write PW2 +
mode_bit
<5>
Read all
Write all
<6>
Read not applicable
Write all
<7>
Read PW1
Write PW1
<8>
Read PW2
Write PW2
<9>
Read not applicable
Write PW2
<10>
Read PW2
Write not applicable
<11>
Read all
Write PW1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2105Z+ | IC SCSI TERMINATOR 16-SOIC |
| DS2106S/T&R | IC TERMINATOR SCSI 28-SOIC |
| DS2108S+T&R | IC TERM SCSI DIFF/SWITCH 24-SOIC |
| DS2114Z | IC TERM SCSI 2% 150MIL 16-SOIC |
| DS2117MX/T&R | IC TERM SCSI LVD/SE ULT-3 FCHIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1884T+ | 功能描述:ADC / DAC多通道 SFP+ Controller w/ Digi LDD Interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| DS1884T+T | 功能描述:ADC / DAC多通道 SFP+ Controller w/ Digi LDD Interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| DS1886 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:帶有數(shù)字LDD接口的SFP和PON ONU控制器 |
| DS1886_V1 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:SFP and PON ONU Controller with Digital LDD Interface |
| DS1886T+ | 功能描述:接口 - 專用 PON ONU/SFP CTRLR W/DIG LDD INT RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。