參數(shù)資料
型號(hào): DS2149Q+
廠商: Maxim Integrated Products
文件頁數(shù): 14/32頁
文件大?。?/td> 0K
描述: IC LIU T1/J1 5V 28-PLCC
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 37
類型: 線路接口裝置(LIU)
規(guī)程: T1/J1
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 28-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 28-PLCC(11.51x11.51)
包裝: 管件
產(chǎn)品目錄頁面: 1429 (CN2011-ZH PDF)
DS2149
21 of 32
Figure 10-1. Loopbacks in the DS2149 Block Diagram
10.2Internal Pattern Generation and Detection
10.2.1 Transmit Alarm-Indication Signal (TAIS)
When TAIS is enabled (set TAIS in CR2, or pulling the TAIS pin high), the transmitter inputs
TPOS/TNEG and TDATA are ignored and the devices transmits unframed all ones at the transmitter
outputs at the TCLK frequency. If TCLK is not present, then the device uses MCLK to transmit. Both
TAIS and LLB can be enabled at the same time. The transmitter input data is looped back to the receiver
outputs through the jitter attenuator if enabled and the unframed all ones pattern is transmitted at TTIP
and TRING.
10.2.2 Quasirandom Signal Source (QRSS)
The QRSS data pattern is described in AT&T 62411. The pattern is represented by the polynomial 220- 1
with the additional requirement that no more than 14 consecutive 0s be present in the pattern. When
QRSS is enabled (PAT0 = 0 and PAT1 = 1 in CR2 or float the QRSS pin), the data at the transmitter
inputs TPOS/TNEG or TDATA is ignored and replaced by the output of the QRSS pattern generator. In
addition, logic errors can be inserted into the data pattern with a rising edge on the INSLER input pin. If
no logic errors are to be inserted, then the INSLER pin must remain low. If the logic error occurs on the
same clock cycle as a 1 that has been inserted to suppress 15 0s, then the logic error is delayed until the
next clock cycle. The logic error insertion is available in both NRZ and bipolar data modes. Enabling the
QRSS pattern also enables the QRSS detector in the receiver. Pattern synchronization occurs when there
are no errors in 64 bits. When synchronized, the QPD output pin goes low. Once synchronized, an error
in the pattern causes the QPD output to go high for one-half RCLK cycle. In software mode, the level on
the CLKE pin determines the relationship between QPD and RCLK. When CLKE is low, QPD is high
when RCLK is high. When CLKE is high, QPD is high when RCLK is low. The QPD output can be used
to trigger an external bit error counter. When RCL is active or the receiver is not synchronized to the
QRSS pattern, then QPD maintains an output high.
TPOS
TCLK
TNEG
RPOS
RCLK
RNEG
RCL/QPD
NLOOP
TRING
TTIP
RRING
RTIP
MC
LK
Li
ne
D
ri
vers
CSU
F
ilte
rs
Wave
S
h
aping
F
ilte
r
P
e
ak
Detect
Clo
ck
/Da
ta
Recover
y
RCL
De
te
cto
r
T
rans
mi
tA
IS
B8
Z
S
En
co
d
e
r
Logi
cE
rror
Insert
QRS
S
B
8
Z
S
D
e
coder
In-B
and
Lo
op
C
ode
D
e
tecto
r
Jitter
A
ttenuat
or
Local
Loop
back
QRS
S
Detector
VCO/PLL
In
-B
and
Loop
G
en.
AI
S
De
te
ct
o
r
LOT
C
mux
R
e
mote
Lo
opback
相關(guān)PDF資料
PDF描述
DS2151QN IC TXRX T1 1-CH 5V LP IND 44PLCC
DS2152L+ IC TXRX T1 1CHIP ENHNCD 100-LQFP
DS2153Q-A7+T&R IC TXRX E1 1-CHIP 5V 44-PLCC
DS2154LNA2+ IC TXRX E1 5V 100-LQFP
DS2154L IC TXRX E1 1CHIP 5V ENH 100-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2149Q/T&R 制造商:Maxim Integrated Products 功能描述:5V T1/E1 LIU T&R COMM - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC LINE INTERFACE 5V T1/E1 PLCC
DS2149Q/T&R+ 制造商:Maxim Integrated Products 功能描述:FRAMER J1/T1 5V 28PLCC - Tape and Reel
DS2149Q/T&R 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2149Q+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2149Q+T&R 制造商:Maxim Integrated Products 功能描述:FRAMER J1/T1 5V 28PLCC - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC LIU T1/J1 5V 28-PLCC