參數(shù)資料
型號: DS2151QN
廠商: Maxim Integrated Products
文件頁數(shù): 7/60頁
文件大?。?/td> 0K
描述: IC TXRX T1 1-CH 5V LP IND 44PLCC
標(biāo)準(zhǔn)包裝: 1
功能: 單芯片收發(fā)器
接口: T1
電路數(shù): 1
電源電壓: 4.75 V ~ 5.25 V
電流 - 電源: 65mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 44-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 44-PLCC(16.59x16.59)
包裝: 管件
包括: 警報(bào)檢測器和發(fā)生器,CSU 回路代碼發(fā)生器和檢測器,DSX-1和CSU 線路補(bǔ)償發(fā)生器
DS2151Q
15 of 60
4.1 Local Loopback
When CCR1.6 is set to a 1, the DS2151Q will be forced into Local Loopback (LLB). In this loopback,
data will continue to be transmitted as normal through the transmit side of the SCT. Data being received
at RTIP and RRING will be replaced with the data being transmitted. Data in this loopback will pass
through the jitter attenuator and the jitter attenuator should be programmed to be in the transmit path.
LLB is primarily used in debug and test applications. See Figure 1-1 for more details.
4.2 Remote Loopback
When CCR1.4 is set to a 1, the DS2151Q will be forced into Remote Loopback (RLB). In this loopback,
data recovered off the T1 line from the RTIP and RRING pins will be transmitted back onto the T1 line
(with any BPVs that might have occurred intact) via the TTIP and TRING pins. Data will continue to
pass through the receive side of the DS2151Q as it would normally and the data at the TSER input will be
ignored. Data in this loopback will pass through the jitter attenuator. RLB is used to place the DS2151Q
into “l(fā)ine” loopback, which is a requirement of both ANSI T1.403 and AT&T TR62411. See Figure 1-1
for more details.
4.3 Payload Loopback
When CCR1.1 is set to a 1, the DS2151Q will be forced into Payload Loopback (PLB). Normally, this
loopback is only enabled when ESF framing is being performed. In a PLB situation, the DS2151Q will
loop the 192 bits of payload data (with BPVs corrected) from the receive section back to the transmit
section. The FPS framing pattern, CRC6 calculation, and the FDL bits are not looped back, they are
reinserted by the DS2151Q. When PLB is enabled, the following will occur:
1) Data will be transmitted from the TTIP and TRING pins synchronous with RCLK instead of
TCLK.
2) All the receive side signals will continue to operate normally.
3) The TCHCLK and TCHBLK signals are forced low.
4) Data at the TSER pin is ignored.
5) The TLCLK signal will become synchronous with RCLK instead of TCLK.
4.4 Framer Loopback
When CCR1.0 is set to a 1, the DS2151Q will enter a Framer Loopback (FLB) mode. This loopback is
useful in testing and debugging applications. In FLB, the DS2151Q will loop data from the transmit side
back to the receive side. When FLB is enabled, the following will occur:
1) Unless the RLB is active, an unframed all 1s code will be transmitted at TTIP and TRING.
2) Data off the T1 line at RTIP and RRING will be ignored.
3) The RCLK output will be replaced with the TCLK input.
相關(guān)PDF資料
PDF描述
DS2152L+ IC TXRX T1 1CHIP ENHNCD 100-LQFP
DS2153Q-A7+T&R IC TXRX E1 1-CHIP 5V 44-PLCC
DS2154LNA2+ IC TXRX E1 5V 100-LQFP
DS2154L IC TXRX E1 1CHIP 5V ENH 100-LQFP
DS2155LN IC TXRX T1/E1/J1 1-CHIP 100-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2151QN/T&R+ 制造商:Maxim Integrated Products 功能描述:FRAMER DS1/E1/ISDN-PRI/T1 5V 44PLCC - Tape and Reel
DS2151QN/T&R 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2151QNB 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2151QNB/T&R 制造商:Maxim Integrated Products 功能描述:T1 SINGLE CHIP XCVR REV B IND - Tape and Reel
DS2151QNB/T&R 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray