DS21Q55 Quad T1/E1/J1 Transceiver
2 of 237
TABLE OF CONTENTS
1.
MAIN FEATURES .........................................................................................................................9
1.1
F
UNCTIONAL
D
ESCRIPTION
...................................................................................12
1.2
B
LOCK
D
.................................................................................................14
2.
PIN FUNCTION DESCRIPTION..................................................................................................18
2.1.1
Transmit Side.............................................................................................18
2.1.2
Receive Side..............................................................................................21
2.2
P
ARALLEL
C
ONTROL
P
ORT
P
INS
...........................................................................24
2.3
E
XTENDED
S
YSTEM
I
NFORMATION
B
US
.................................................................25
2.4
JTAG T
EST
A
CCESS
P
ORT
P
INS
..........................................................................26
2.5
L
INE
I
NTERFACE
P
INS
..........................................................................................27
2.6
S
UPPLY
P
INS
.......................................................................................................28
2.7
P
INOUT
...............................................................................................................29
2.8
P
ACKAGE
............................................................................................................35
3.
PARALLEL PORT.......................................................................................................................36
3.1
R
EGISTER
M
AP
....................................................................................................36
4.
SPECIAL PER-CHANNEL REGISTER OPERATION .................................................................43
5.
PROGRAMMING MODEL...........................................................................................................45
5.1
P
OWER
-U
P
S
EQUENCE
........................................................................................46
5.1.1
Master Mode Register................................................................................46
5.2
I
NTERRUPT
H
ANDLING
.........................................................................................47
5.3
S
TATUS
R
EGISTERS
.............................................................................................47
5.4
I
NFORMATION
R
EGISTERS
....................................................................................48
5.5
I
NTERRUPT
I
NFORMATION
R
EGISTERS
...................................................................48
6.
CLOCK MAP...............................................................................................................................49
7.
T1 FRAMER/FORMATTER CONTROL AND STATUS REGISTERS..........................................50
7.1
T1 C
ONTROL
R
EGISTERS
.....................................................................................50
7.2
T1 T
RANSMIT
T
RANSPARENCY
.............................................................................55
7.3
AIS-CI
AND
RAI-CI G
ENERATION AND
D
ETECTION
................................................55
7.4
T1 R
ECEIVE
-S
IDE
D
IGITAL
-M
ILLIWATT
C
ODE
G
ENERATION
....................................56
8.
E1 FRAMER/FORMATTER CONTROL AND STATUS REGISTERS .........................................59
8.1
E1 C
ONTROL
R
EGISTERS
.....................................................................................59
8.2
A
UTOMATIC
A
LARM
G
ENERATION
.........................................................................63
8.3
E1 I
NFORMATION
R
EGISTERS
...............................................................................64
9.
COMMON CONTROL AND STATUS REGISTERS ....................................................................66
9.1
T1/E1 S
TATUS
R
EGISTERS
..................................................................................67
10.
I/O PIN CONFIGURATION OPTIONS.........................................................................................73
11.
LOOPBACK CONFIGURATION .................................................................................................75
P
ER
-C
HANNEL
L
OOPBACK
................................................................................77
ERROR COUNT REGISTERS.....................................................................................................79
L
INE
-C
ODE
V
IOLATION
C
OUNT
R
EGISTER
(LCVCR) ..........................................80
11.1
12.
12.1