DS3112
114 of 133
Table 13-4. AC Characteristics—CPU Bus (Multiplexed and Nonmultiplexed)
(VDD = 3.3V ±5%, TA = 0°C to +70°C for DS3112; TA = -40°C to +85°C for DS3112N.)
(See
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Setup Time for CA[7:0] Valid to
CCS
Active
t1
0
ns
Setup Time for
CCS Active to CRD,
CWR, or CDS Active
t2
0
ns
Delay Time from
CRD or CDS Active
to CD[15:0] Valid
t3
65
ns
Hold Time from
CRD or CWR or CDS
Inactive to
CCS Inactive
t4
0
ns
Hold Time from
CCS or CRD or CDS
Inactive to CD[15:0] Tri-State
t5
5
20
ns
Wait Time from
CWR or CDS Active
to Latch CD[15:0]
t6
65
ns
CD[15:0] Setup Time to
CWR or CDS
Inactive
t7
10
ns
CD[15:0] Hold Time from
CWR or
CDS Inactive
t8
2
ns
CA[7:0] Hold Time from
CWR or
CRD or CDS Inactive
t9
5
ns
CRD, CWR, or CDS Inactive Time
t10
75
ns
Muxed Address Valid to CALE Falling
t11
10
ns
2
Muxed Address Hold Time
t12
10
ns
2
CALE Pulse Width
t13
30
ns
2
Setup Time for CALE High or Muxed
Address Valid to
CCS Active
t14
0
ns
2
NOTES:
1)
In nonmultiplexed bus applications (
), CALE should be tied high.
2)
In multiplexed bus applications (
), CA[7:0] should be tied to CD[7:0] and the falling edge of CALE
will latch the address.