- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8541 > DS3911T+T (Maxim Integrated Products)IC DAC 10BIT I2C QUAD 14TDFN PDF資料下載
參數(shù)資料
| 型號(hào)： | DS3911T+T |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 4/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 10BIT I2C QUAD 14TDFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 位數(shù)： | 10 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 1.74W |
| 工作溫度： | -40°C ~ 100°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 14-WFDFN 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 14-TDFN-EP（3x5） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類(lèi)型： | 4 電壓，單極 |
| 采樣率（每秒）： | * |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
DS3911
Temperature-Controlled, Nonvolatile,
I2C Quad DAC
12
Maxim Integrated
STOP Condition: A STOP condition is generated
by the master to end a data transfer with a slave.
Transitioning SDA from low to high while SCL remains
high generates a STOP condition.
Repeated START Condition: The master can use a
repeated START condition at the end of one data trans-
fer to indicate that it will immediately initiate a new data
transfer following the current one. Repeated STARTs
are commonly used during read operations to identify
a specific memory address to begin a data transfer.
A repeated START condition is issued identically to a
normal START condition.
Bit Write: Transitions of SDA must occur during the low
state of SCL. The data on SDA must remain valid and
unchanged during the entire high pulse of SCL plus the
setup and hold time requirements. Data is shifted into
the device during the rising edge of the SCL.
Bit Read: At the end of a write operation, the master
must release the SDA bus line for the proper amount of
setup time before the next rising edge of SCL during a
bit read. The device shifts out each bit of data on SDA
at the falling edge of the previous SCL pulse and the
data bit is valid at the rising edge of the current SCL
pulse. Remember that the master generates all SCL
clock pulses including when it is reading bits from the
slave.
Acknowledge (ACK and NACK): An acknowledge
(ACK) or not-acknowledge (NACK) is always the 9th bit
transmitted during a byte transfer. The device receiv-
ing data (the master during a read or the slave during
a write operation) performs an ACK by transmitting a
zero during the 9th bit. A device performs a NACK by
transmitting a one (done by releasing SDA) during the
9th bit. Timing for the ACK and NACK is identical to all
other bit writes. An ACK is the acknowledgment that
the device is properly receiving data (see Figure 7). A
NACK is used to terminate a read sequence, or used
as an indication that the device is not receiving data.
Byte Write: A byte write consists of 8 bits of informa-
tion transferred from the master to the slave (most sig-
nificant bit first) plus a 1-bit acknowledgment from the
slave to the master. The 8 bits transmitted by the mas-
ter are done according to the bit write definition and the
acknowledgment is read using the bit read definition.
Byte Read: A byte read is an 8-bit information transfer
from the slave to the master plus a 1-bit ACK or NACK
from the master to the slave. The 8 bits of information
that are transferred (most significant bit first) from the
slave to the master are read by the master using the bit
read definition, and the master transmits an ACK using
the bit write definition to receive additional data bytes.
The master must NACK the last byte read to terminate
communication so the slave returns control of SDA to
the master.
Slave Address Byte: Each slave on the I2C bus
responds to a slave address byte sent immediately
following a START condition. The slave address byte
contains the slave address in the most significant 7 bits
and the R/W bit in the least significant bit.
The device’s slave address is determined by the state
of the A0 and A1 address pins as shown in Figure 6.
Address pins connected to GND result in a 0 in the corre-
sponding bit position in the slave address. Conversely,
address pins connected to VCC result in a 1 in the
corresponding bit positions. When the R/W bit is 0
(such as in B0h), the master is indicating it will write
data to the slave. If R/W is set to 1 (B1h in this case),
the master is indicating it wants to read from the slave.
If an incorrect (nonmatching) slave address is written,
the device assumes the master is communicating with
another I2C device and ignores the communication
until the next START condition is sent.
Memory Address: During an I2C write operation to the
device, the master must transmit a memory address to
identify the memory location where the slave is to store
the data. The memory address is always the second
byte transmitted during a write operation following the
slave address byte.
I2C Communication
Writing a Single Byte to a Slave: The master must
generate a START condition, write the slave address
byte (R/W = 0), write the memory address, write the
byte of data, and generate a STOP condition. The mas-
ter must read the slave’s acknowledgement during all
byte write operations.
When writing to the device, the DAC’s output adjusts
to the new setting once it has acknowledged the new
data that is being written, and writes to the EEPROM
are written following the STOP condition at the end of
the write command.
Writing Multiple Bytes to a Slave: I2C write opera-
tions of multiple bytes can also be performed. During
a single write sequence, up to 8 bytes in one page
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT6553CGN#TRPBF | IC AMP VIDEO TRIPLE GAIN2 16SSOP |
| VE-J4X-MW-S | CONVERTER MOD DC/DC 5.2V 100W |
| VE-B3F-MU-F4 | CONVERTER MOD DC/DC 72V 200W |
| LT6553CGN#TR | IC AMP VIDEO TRIPLE GAIN2 16SSOP |
| VE-J4V-MW-S | CONVERTER MOD DC/DC 5.8V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3920 | 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:Fast Current Mirror |
| DS3920_1112 | 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:Fast Current Mirror |
| DS3920T-001+ | 功能描述:電流和電力監(jiān)控器、調(diào)節(jié)器 Fast APD Bias RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Current Regulators 電源電壓-最大:48 V 電源電壓-最小:5.5 V 工作溫度范圍:- 40 C to + 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HPSO-8 封裝:Reel |
| DS3920T-001+T | 功能描述:電流和電力監(jiān)控器、調(diào)節(jié)器 Fast APD Bias w/20mA limit RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Current Regulators 電源電壓-最大:48 V 電源電壓-最小:5.5 V 工作溫度范圍:- 40 C to + 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HPSO-8 封裝:Reel |
| DS3920T-002+ | 功能描述:電流和電力監(jiān)控器、調(diào)節(jié)器 Fast Current Mirror RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Current Regulators 電源電壓-最大:48 V 電源電壓-最小:5.5 V 工作溫度范圍:- 40 C to + 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HPSO-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。