- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10913 > DS80C390-QNR (Maxim Integrated Products)IC MPU CAN DUAL HS IND 68-PLCC PDF資料下載
參數(shù)資料
| 型號： | DS80C390-QNR |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 27/53頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU CAN DUAL HS IND 68-PLCC |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 18 |
| 系列： | 80C |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 40MHz |
| 連通性： | CAN，EBI/EMI，SIO，UART/USART |
| 外圍設(shè)備： | 電源故障復(fù)位，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲器類型： | ROMless |
| RAM 容量： | 4K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 3.85 V ~ 5.5 V |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
DS80C390 Dual CAN High-Speed Microprocessor
33 of 53
ON-CHIP ARITHMETIC ACCELERATOR
An on-chip math accelerator allows the microcontroller to perform 32-bit and 16-bit multiplication, division, shifting,
and normalization using dedicated hardware. Math operations are performed by sequentially loading three special
registers. The mathematical operation is determined by the sequence in which three dedicated SFRs (MA, MB, and
MC) are accessed, eliminating the need for a special step to choose the operation. The normalize function
facilitates the conversion of 4-byte unsigned binary integers into floating point format. Table 2 shows the operations
supported by the math accelerator and their time of execution.
Table 2. Arithmetic Accelerator Execution Times
OPERATION
RESULT
EXECUTION TIME
(
tCLCL)
32-Bit/16-Bit Divide
32-Bit Quotient, 16-Bit Remainder
36
16-Bit/16-Bit Divide
16-Bit Quotient, 16-Bit Remainder
24
16-Bit/16-Bit Multiply
32-Bit Product
24
32-Bit Shift Left/Right
32-Bit Result
36
32-Bit Normalize
32-Bit Mantissa, 5-Bit Exponent
36
Table 3 demonstrates the procedure to perform mathematical operations using the hardware math accelerator. The
MA and MB registers must be loaded and read in the order shown for proper operation, although accesses to any
other registers can be performed between access to the MA or MB registers. An access to the MA, MB, or MC
registers out of sequence corrupts the operation, requiring the software to clear the MST bit to restart the math
accelerator state machine. Consult the description of the MCNT0 SFR for details of how the shift and normalize
functions operate.
Software must ensure that the input value for the normalize operation is not zero or the function will not complete.
Compilers such as the one from Keil Software have updated their libraries and compensate for this condition.
Table 3. Arithmetic Accelerator Sequencing
DIVIDE (32/16 OR 16/16)
MULTIPLY (16 X 16)
Load MA with dividend LSB.
Load MA with dividend LSB + 1.*
Load MA with dividend LSB + 2.*
Load MA with dividend MSB.
Load MB with divisor LSB.
Load MB with divisor MSB.
Poll the MST bit until cleared. (9 machine cycles).
Read MA to retrieve the quotient MSB.
Read MA to retrieve the quotient LSB + 2.**
Read MA to retrieve the quotient LSB + 1.**
Read MA to retrieve the quotient LSB.
Read MB to retrieve the remainder MSB.
Read MB to retrieve the remainder LSB.
Load MB with multiplier LSB.
Load MB with multiplier MSB.
Load MA with multiplicand LSB.
Load MA with multiplicand MSB.
Poll the MST bit until cleared. (6 machine cycles).
Read MA for product MSB.
Read MA for product LSB + 2.
Read MA for product LSB + 1.
Read MA for product LSB.
SHIFT RIGHT/LEFT
NORMALIZE
Load MA with data LSB.
Load MA with data LSB + 1.
Load MA with data LSB + 2.
Load MA with data MSB.
Configure MCNT0 register as required
Poll the MST bit until cleared. (9 machine cycles)
Read MA for result MSB.
Read MA for result LSB + 2.
Read MA for result LSB + 1.
Read MA for result LSB.
Load MA with data LSB.
Load MA with data LSB + 1.
Load MA with data LSB + 2.
Load MA with data MSB.***
Load MCNT0 with 00h.
Poll the MST bit until cleared. (9 machine cycles)
Read MA for mantissa MSB.
Read MA for mantissa LSB + 2.
Read MA for mantissa LSB + 1.
Read MA for mantissa LSB.
Read MCNT0.4–MCNT0.0 for exponent.
*Not performed for 16-bit numerator.
**Not performed for 16/16 divide.
***Value to be normalized must be nonzero.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAB-C165-L25M HA | IC MCU 16BIT MQFP-100-2 |
| VI-JNN-IY-B1 | CONVERTER MOD DC/DC 18.5V 50W |
| DS5001FP-16 | IC MPU 128K 16MHZ 80-TQFP |
| VI-JNK-IY-B1 | CONVERTER MOD DC/DC 40V 50W |
| IA6805E2PDW40IR0 | IC MCU 8BIT 5MHZ 40DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS80C390-QNR+ | 功能描述:8位微控制器 -MCU Dual CAN High-Speed RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| DS80C400 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Network Microcontroller |
| DS80C400_03 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Network Microcontroller |
| DS80C400_07 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Network Microcontroller |
| DS80C400_09 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Network Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。