參數(shù)資料
型號: DSPB56364AF100
廠商: Freescale Semiconductor
文件頁數(shù): 95/148頁
文件大?。?/td> 0K
描述: IC DSP 24BIT AUD 100MHZ 100-LQFP
標準包裝: 90
系列: DSP56K/Symphony
類型: 音頻處理器
接口: 主機接口,I²C,SAI,SPI
時鐘速率: 100MHz
非易失內(nèi)存: ROM(24 kB)
芯片上RAM: 11.25kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 3.30V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 100-LQFP
供應(yīng)商設(shè)備封裝: 100-LQFP(14x14)
包裝: 托盤
External Memory Expansion Port (Port A)
DSP56364 Technical Data, Rev. 4.1
3-34
Freescale Semiconductor
173
Column address valid to CAS assertion
tASC
0.75
× T
C 4.0
3.5
ns
174
CAS assertion to column address not valid
tCAH
6.25
× T
C 4.0
58.5
ns
175
RAS assertion to column address not valid
tAR
9.75
× T
C 4.0
93.5
ns
176
Column address valid to RAS deassertion
tRAL
7
× T
C 4.0
66.0
ns
177
WR deassertion to CAS assertion
tRCS
5
× T
C 3.8
46.2
ns
178
CAS deassertion to WR4 assertion
tRCH
1.75
× T
C 3.7
13.8
ns
179
RAS deassertion to WR4 assertion
tRRH
0.25
× T
C 2.0
0.5
ns
180
CAS assertion to WR deassertion
tWCH
6
× T
C 4.2
55.8
ns
181
RAS assertion to WR deassertion
tWCR
9.5
× T
C 4.2
90.8
ns
182
WR assertion pulse width
tWP
15.5
× T
C 4.5
150.5
ns
183
WR assertion to RAS deassertion
tRWL
15.75
× T
C 4.3
153.2
ns
184
WR assertion to CAS deassertion
tCWL
14.25
× T
C 4.3
138.2
ns
185
Data valid to CAS assertion (write)
tDS
8.75
× T
C 4.0
83.5
ns
186
CAS assertion to data not valid (write)
tDH
6.25
× T
C 4.0
58.5
ns
187
RAS assertion to data not valid (write)
tDHR
9.75
× T
C 4.0
93.5
ns
188
WR assertion to CAS assertion
tWCS
9.5
× T
C 4.3
90.7
ns
189
CAS assertion to RAS assertion (refresh)
tCSR
1.5
× T
C 4.0
11.0
ns
190
RAS deassertion to CAS assertion (refresh)
tRPC
4.75
× T
C 4.0
43.5
ns
191
RD assertion to RAS deassertion
tROH
15.5
× T
C 4.0
151.0
ns
192
RD assertion to data valid
tGA
14
× T
C 5.7
134.3
ns
193
RD deassertion to data not valid3
tGZ
0.0
ns
194
WR assertion to data active
0.75
× T
C 0.3
7.2
ns
195
WR deassertion to data high impedance
0.25
× T
C
—2.5
ns
1 The number of wait states for out-of-page access is specified in the DCR.
2 The refresh period is specified in the DCR.
3 RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t
OFF and not tGZ.
4 Either t
RCH or tRRH must be satisfied for read cycles.
Table 3-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States1, 2 (continued)
No.
Characteristics3
Symbol
Expression
Min
Max
Unit
相關(guān)PDF資料
PDF描述
DSPB56366AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
DSPB56367AG150 IC DSP 24BIT 150MHZ 144-LQFP
DSPB56371AF180 IC DSP 24BIT 180MHZ 80-LQFP
DSPB56374AEC IC DSP 24BIT 150MHZ 52-LQFP
DSPB56720CAG DSP 24BIT AUD 200MHZ 144-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPB56364FU100 制造商:Rochester Electronics LLC 功能描述:24 BIT AUDIO DSP - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
DSPB56364FU100R2 制造商:Freescale Semiconductor 功能描述:DSP FIX PT 24BIT 100MHZ 100MIPS 100LQFP - Tape and Reel
DSPB56366AG120 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC LEAD FREE DSPB56366 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
DSPB56366PV120 制造商:Motorola Inc 功能描述: 制造商:Freescale Semiconductor 功能描述:IC 制造商:MOTOROLA 功能描述:
DSPB56367AG150 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 150Mhz/150MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT