參數(shù)資料
型號: DSPIC30F2020-30I/SP
廠商: Microchip Technology
文件頁數(shù): 57/66頁
文件大?。?/td> 0K
描述: IC DSPIC MCU/DSP 12K 28DIP
產(chǎn)品培訓(xùn)模塊: Asynchronous Stimulus
標(biāo)準(zhǔn)包裝: 15
系列: dsPIC™ 30F
核心處理器: dsPIC
芯體尺寸: 16-位
速度: 30 MIP
連通性: I²C,IrDA,LIN,SPI,UART/USART
外圍設(shè)備: 欠壓檢測/復(fù)位,POR,PWM,WDT
輸入/輸出數(shù): 21
程序存儲器容量: 12KB(4K x 24)
程序存儲器類型: 閃存
RAM 容量: 512 x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 28-DIP(0.300",7.62mm)
包裝: 管件
產(chǎn)品目錄頁面: 650 (CN2011-ZH PDF)
配用: DM300023-ND - KIT DEMO DSPICDEM SMPS BUCK
DV164005-ND - KIT ICD2 SIMPLE SUIT W/USB CABLE
dsPIC30F Flash Programming Specification
DS70102K-page 60
2010 Microchip Technology Inc.
APPENDIX A: DEVICE-SPECIFIC
INFORMATION
A.1
Checksum Computation
The checksum computation is described in Section 6.8
16-bit computation can be made for each dsPIC30F
device. Computations for read code protection are
shown both enabled and disabled. The checksum
values assume that the Configuration registers are also
erased. However, when code protection is enabled, the
value of the FGS register is assumed to be 0x5.
A.2
dsPIC30F5011 and dsPIC30F5013
A.2.1
ICSP PROGRAMMING
The dsPIC30F5011 and dsPIC30F5013 processors
require that the FBS and FSS registers be programmed
with 0x0000 before the device is chip erased. The steps
to perform this action are shown in Table 11-4.
A.2.2
ENHANCED ICSP PROGRAMMING
The dsPIC30F5011 and dsPIC30F5013 processors
require that the FBS and FSS registers be programmed
with 0x0000 using the PROGC command before the
ERASEB command is used to erase the chip.
TABLE A-1:
CHECKSUM COMPUTATION
Device
Read Code
Protection
Checksum Computation
Erased
Value
Value with
0xAAAAAA at 0x0
and Last
Code Address
dsPIC30F2010
Disabled
CFGB+SUM(0:001FFF)
0xD406
0xD208
Enabled
CFGB
0x0404
dsPIC30F2011
Disabled
CFGB+SUM(0:001FFF)
0xD406
0xD208
Enabled
CFGB
0x0404
dsPIC30F2012
Disabled
CFGB+SUM(0:001FFF)
0xD406
0xD208
Enabled
CFGB
0x0404
dsPIC30F3010
Disabled
CFGB+SUM(0:003FFF)
0xA406
0xA208
Enabled
CFGB
0x0404
dsPIC30F3011
Disabled
CFGB+SUM(0:003FFF)
0xA406
0xA208
Enabled
CFGB
0x0404
dsPIC30F3012
Disabled
CFGB+SUM(0:003FFF)
0xA406
0xA208
Enabled
CFGB
0x0404
dsPIC30F3013
Disabled
CFGB+SUM(0:003FFF)
0xA406
0xA208
Enabled
CFGB
0x0404
dsPIC30F3014
Disabled
CFGB+SUM(0:003FFF)
0xA406
0xA208
Enabled
CFGB
0x0404
dsPIC30F4011
Disabled
CFGB+SUM(0:007FFF)
0x4406
0x4208
Enabled
CFGB
0x0404
dsPIC30F4012
Disabled
CFGB+SUM(0:007FFF)
0x4406
0x4208
Enabled
CFGB
0x0404
dsPIC30F4013
Disabled
CFGB+SUM(0:007FFF)
0x4406
0x4208
Enabled
CFGB
0x0404
dsPIC30F5011
Disabled
CFGB+SUM(0:00AFFF)
0xFC06
0xFA08
Enabled
CFGB
0x0404
dsPIC30F5013
Disabled
CFGB+SUM(0:00AFFF)
0xFC06
0xFA08
Enabled
CFGB
0x0404
dsPIC30F5015
Disabled
CFGB+SUM(0:00AFFF)
0xFC06
0xFA08
Enabled
CFGB
0x0404
Item Description:
SUM(a:b) = Byte sum of locations a to b inclusive (all 3 bytes of code memory)
CFGB
= Configuration Block (masked) = Byte sum of ((FOSC&0xC10F) + (FWDT&0x803F) +
(FBORPOR&0x87B3) + (FBS&0x310F) + (FSS&0x330F) + (FGS&0x0007) + (FICD&0xC003))
相關(guān)PDF資料
PDF描述
PIC18F4515-I/PT IC MCU FLASH 24KX16 44TQFP
PIC18F97J60-I/PT IC PIC MCU FLASH 64KX16 100TQFP
PIC18F2525-I/SO IC MCU FLASH 24KX16 28SOIC
PIC18F4431-I/PT IC PIC MCU FLASH 8KX16 44TQFP
PIC24HJ128GP502-I/MM IC PIC MCU FLASH 128K 28QFN-S
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPIC30F2020AT-20E 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/44-Pin High-Performance Switch Mode Power Supply Digital Signal Controllers
DSPIC30F2020AT-20I 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/44-Pin High-Performance Switch Mode Power Supply Digital Signal Controllers
DSPIC30F2020AT-30E 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/44-Pin High-Performance Switch Mode Power Supply Digital Signal Controllers
DSPIC30F2020AT-30I 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/44-Pin High-Performance Switch Mode Power Supply Digital Signal Controllers
DSPIC30F2020BT-20E 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/44-Pin High-Performance Switch Mode Power Supply Digital Signal Controllers