- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377008 > DT28F320S3-120 (Intel Corp.) 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor PDF資料下載
參數(shù)資料
| 型號(hào)： | DT28F320S3-120 |
| 廠(chǎng)商： | Intel Corp. |
| 英文描述： | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| 中文描述： | 字寬FlashFile⑩Memory系列 |
| 文件頁(yè)數(shù)： | 10/52頁(yè) |
| 文件大小： | 1262K |
| 代理商： | DT28F320S3-120 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)
28F160S3, 28F320S3
E
10
ADVANCE INFORMATION
GND
A10
VPP
CE0
A14
VCC
A4
A7
A9
A11
A12
A15
A17
A19
A5
A6
A8
RP#
A13
A16
A21
A20
A2
A1
A3
A18
CE1
NC
NC
NC
BYTE#
DQ7
WP#
WE#
A0
DQ8
DQ1
DQ3
DQ12
DQ6
DQ15
OE#
DQ0
DQ9
DQ2
DQ11
DQ4
DQ13
DQ14
STS
VCC
DQ10
GND
VCC
DQ5
GND
GND A10
VPP CE0 A14
VCC
A4
A7
A9
A11
A12
A15
A17
A19
A5
A6
A8
RP# A13
A16
A21
A20
A2
A1
A3
A18
CE1 NC
NC
NC BYTE#
DQ7 WP# WE#
A0
DQ8 DQ1 DQ3 DQ12DQ6 DQ15OE#
DQ0 DQ9 DQ2 DQ11DQ4 DQ13DQ14STS
VCC DQ10GND VCC DQ5 GND
Bottom View
This is the view of the package as surface mounted on
the board. Note that the signals are mirror imaged.
NOTES:
1.
2.
3.
Figures are not drawn to scale.
Address A
21
is not included in the 28F160S3.
More information on μBGA* packages is available by contacting your Intel/Distribution sales office.
Figure 4.
μ
BGA* Package Pinout
2.0
PRINCIPLES OF OPERATION
The word-wide memories include an on-chip
Write State Machine (WSM) to manage block
erase, program,
and
functions. It allows for: 100% TTL-level control
inputs, fixed power supplies during block erasure,
programming, lock-bit configuration, and minimal
processor overhead with RAM-like interface
timings.
lock-bit
configuration
After initial device power-up or return from deep
power-down mode (see Bus Operations), the
device defaults to read array mode. Manipulation
of external memory control pins allow array read,
standby, and output disable operations.
Read Array, Status Register, query, and identifier
codes can be accessed through the CUI
independent
of
the
programming voltage on V
PP
enables successful
block
erasure,
program,
configuration. All functions associated with
altering memory contents
—block erase, program,
lock-bit configuration—are accessed via the CUI
and verified through the Status Register.
V
PP
voltage.
Proper
and
lock-bit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DT28F160S3-120 | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| dt31-2025at | Telecommunication HDSL Transformer |
| DT31-2026AT | Telecommunication HDSL Transformer |
| DT31-2031AT | Telecommunication HDSL Transformer |
| DT31-2032AT | Telecommunication HDSL Transformer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DT28F320S3-140 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
| DT28F640J5-150 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:EEPROM|FLASH|4MX16/8MX8|CMOS|SOP|56PIN|PLASTIC |
| DT28F640J5A-150 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:5 Volt Intel StrataFlash? Memory |
| DT28F800F3B120 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:FAST BOOT BLOCK FLASH MEMORY FAMILY 8 AND 16 MBIT |
| DT28F800F3B95 | 制造商:Intel 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。