- 您現在的位置：買賣IC網 > PDF目錄384279 > EDE2108ABSE-5C-E (ELPIDA MEMORY INC) 2G bits DDR2 SDRAM PDF資料下載
參數資料
| 型號： | EDE2108ABSE-5C-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 2G bits DDR2 SDRAM |
| 中文描述： | 256M X 8 DDR DRAM, 0.5 ns, PBGA68 |
| 封裝： | ROHS COMPLIANT, FBGA-68 |
| 文件頁數： | 9/81頁 |
| 文件大小： | 604K |
| 代理商： | EDE2108ABSE-5C-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
EDE2104ABSE, EDE2108ABSE
Preliminary Data Sheet E1196E10 (Ver. 1.0)
9
max.
Parameter
Symbol
Grade
×
4
×
8
Unit
Test condition
tCK = tCK (IDD);
Refresh command at every tRFC (IDD) interval;
CKE is H, /CS is H between valid commands;
Other control and address bus inputs are SWITCHING;
Data bus inputs are SWITCHING
Self-Refresh Mode;
CK and /CK at 0V;
CKE
≤
0.2V;
Other control and address bus inputs are FLOATING;
Data bus inputs are FLOATING
all bank interleaving reads, IOUT = 0mA;
BL = 4, CL = CL(IDD), AL = tRCD (IDD)
1
×
tCK (IDD);
tCK = tCK (IDD), tRC = tRC (IDD), tRRD = tRRD (IDD),
tFAW = tFAW (IDD), tRCD = 1
×
tCK (IDD);
CKE is H, /CS is H between valid commands;
Address bus inputs are STABLE during DESELECTs;
Data pattern is same as IDD4W;
Auto-refresh current
IDD5
-8G
-6E
-5C
TBD
TBD
TBD
TBD
TBD
TBD
mA
Self-refresh current
IDD6
TBD
TBD
mA
Operating current
(Bank interleaving)
IDD7
-8G
-6E
-5C
TBD
TBD
TBD
TBD
TBD
TBD
mA
Notes: 1. IDD specifications are tested after the device is properly initialized.
2. Input slew rate is specified by AC Input Test Condition.
3. IDD parameters are specified with ODT disabled.
4. Data bus consists of DQ, DM, DQS, /DQS, RDQS and /RDQS. IDD values must be met with all
combinations of EMRS bits 10 and 11.
5. Definitions for IDD
L is defined as VIN
≤
VIL (AC) (max.)
H is defined as VIN
≥
VIH (AC) (min.)
STABLE is defined as inputs stable at an H or L level
FLOATING is defined as inputs at VREF = VDDQ/2
SWITCHING is defined as:
inputs changing between H and L every other clock cycle (once per two clocks) for address and control
signals, and inputs changing between H and L every other data transfer (once per clock) for DQ signals
not including masks or strobes.
6. Refer to AC Timing for IDD Test Conditions.
相關PDF資料 |
PDF描述 |
|---|---|
| EDE2108ABSE-6E-E | 2G bits DDR2 SDRAM |
| EDE2108ABSE-8G-E | 2G bits DDR2 SDRAM |
| EDE2508ABSE | 256M bits DDR2 SDRAM |
| EDE2508ABSE-5C-E | 256M bits DDR2 SDRAM |
| EDE2516ABSE-5C-E | 256M bits DDR2 SDRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EDE2108ABSE-6E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2G bits DDR2 SDRAM |
| EDE2108ABSE-8G-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2G bits DDR2 SDRAM |
| EDE2108AEBG | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:Lead-free (RoHS compliant) and Halogen-free |
| EDE2108AEBG-8E-F | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:Lead-free (RoHS compliant) and Halogen-free |
| EDE2116ABSE | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2G bits DDR2 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。