- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16333 > EL4584CSZ-EVAL (Intersil)EVALUATION BOARD FOR EL4584 PDF資料下載
參數(shù)資料
| 型號(hào)： | EL4584CSZ-EVAL |
| 廠商： | Intersil |
| 文件頁數(shù)： | 2/15頁 |
| 文件大小： | 0K |
| 描述： | EVALUATION BOARD FOR EL4584 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，PLL |
| 嵌入式： | 否 |
| 已用 IC / 零件： | EL4584CSZ |
| 主要屬性： | 適用于高達(dá) 36 MHz 的視頻 |
| 次要屬性： | 5V 電源，< 2ns 抖動(dòng)（VCXO） |
| 已供物品： | 板 |
10
FN7174.3
May 9, 2008
The above oscillators are arranged as Colpitts oscillators,
and the structure is redrawn here to emphasize the split
capacitance used in a Colpitts oscillator. It should be noted
that this oscillator configuration is just one of literally
hundreds possible, and the configuration shown here does
not necessarily represent the best solution for all
applications. Crystal manufacturers are very informative
sources on the design and use of oscillators in a wide variety
of applications, and the reader is encouraged to become
familiar with them.
C1 is to adjust the center frequency, C2 DC isolates the
control from the oscillator, and V1 is the primary control
device. C2 should be much larger than CV so that V1 has
maximum modulation capability. The frequency of oscillation
Choosing Loop Filter Components
The PLL, VCO, and loop filter can be represented in Figure 15:
FIGURE 15.
Where:
Kd = phase detector gain in A/rad
F(s) = loop filter impedance in V/A
KVCO = VCO gain in rad/s/V
N = internal or external divisor
It can be shown that for the loop filter shown in Equation 7:
Where
n = loop filter bandwidth, and ζ = loop filter damping
factor.
1. Kd = 300A/2πrad = 4.77e-5A/rad for the EL4584.
2. The loop bandwidth should be about HSYNC
frequency/20, and the damping ratio should be 1 for
optimum performance. For our example,
n = 15.734kHz/20 = 787Hz≈5000rad/S.
3. N = 910 from Table 2.
4. KVCO represents how much the VCO frequency changes
for each volt applied at the control pin. It is assumed (but
probably is not) linear about the lock point (2.5V). Its
value depends on the VCO configuration and the varactor
transfer function CV = F(VC), where VC is the reverse
bias control voltage, and CV is varactor capacitance.
Since F(VC) is nonlinear, it is probably best to build the
VCO and measure KVCO about 2.5V. The results of one
such measurement are shown in the following. The slope
of the curve is determined by linear regression
techniques and equals KVCO. For our example,
KVCO = 6.05 Mrad/S/V.
FIGURE 16. FOSC vs VC, LC VCO
5. Now we can solve for C3, C4, and R3. We choose
R3 = 30kΩ for convenience.
6. Notice R2 has little effect on the loop filter design. R2
should be large, around 100k, and can be adjusted to
compensate for any static phase error t
θ at lock, but if
made too large, will slow loop response. If R2 is made
17.734
300
15
0.001
10.738
300
15
0.001
12.273
300
15
0.001
14.318
300
15
0.001
TABLE 4. XTAL VCO COMPONENT VALUES
(APPROXIMATE) (Continued)
FREQUENCY
(MHz)
R1
(k
Ω)
C1
(pF)
C2
(F)
FIGURE 14. COLPITTS OSCILLATOR
F
1
12
π LC
T
--------------------------
=
(EQ. 5)
C
T
C
1C2CV
C
1C2
()
C
1CV
()
C
2CV
()
++
--------------------------------------------------------------------------
=
(EQ. 6)
C
3
K
dKVCO
N
ω
2
n
------------------------ C
4
,
C
3
10
------- R
3
,
2N
ξω
n
K
dKVCO
------------------------
==
=
(EQ. 7)
N
VCOfrequency
H
SYNCfrequency
–
----------------------------------------------------------
14.31818M
15.73426k
------------------------------
910
==
=
(EQ. 8)
EL4584
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3CCK-1640K | IDC CABLE - MKC16K/MC16F/MKC16K |
| ILSB0805ER270K | INDUCTOR 27UH 10% 0805 |
| RYM12DTAH-S189 | CONN EDGECARD 24POS R/A .156 SLD |
| 2-6278901-0 | C/A 62.5/125UM,ZIPST,MTRJ 20M |
| BRC2518T1R5M | INDUCTOR 1.5UH 1.3A 1007 SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EL4584CSZ-T13 | 功能描述:鎖相環(huán) - PLL EL4584CSZ H-SYNC GEN LOCK RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| EL4584CSZ-T7 | 功能描述:鎖相環(huán) - PLL EL4584CSZ H-SYNC GEN LOCK RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| EL4585 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Horizontal Genlock, 8FSC |
| EL4585C | 制造商:ELANTEC 制造商全稱:ELANTEC 功能描述:Horizontal Genlock, 8 FSC |
| EL4585CN | 功能描述:IC PLL VIDEO GP 36MHZ 16-DIP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。