參數(shù)資料
型號(hào): ELANSC410-66AI
廠(chǎng)商: ADVANCED MICRO DEVICES INC
元件分類(lèi): 微控制器/微處理器
英文描述: Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
中文描述: 32-BIT, FLASH, 66 MHz, MICROCONTROLLER, PBGA292
封裝: PLASTIC, BGA-292
文件頁(yè)數(shù): 45/132頁(yè)
文件大?。?/td> 2400K
代理商: ELANSC410-66AI
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
élanSC400 and élanSC410 Microcontrollers Data Sheet
45
MA10
MA11
MWE
RAS0
RAS1
ROMCS0
ROMCS1
ROMRD
ROMWR
C13
A16
A11
C15
D14
R18
T19
V20
U19
O
O
O
O
O
O
O
O
O
C–E
3
C–E
3
C–E
3
C–E
3
C–E
3
B
B
B
B
70
70
70
50
50
50
50
50
50
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
L
L
H
H
H
H
H
H
H
O
O
O
O
O
O
O
O
O
TS-PD
TS-PD
H[TS-PD]
O[L][TS-PD]
O[L][TS-PD]
H[TS-PD][TS]
H[TS-PD][TS]
H[TS-PD][TS]
H[TS-PD][TS]
8
8
A
A
A
B
B
B
B
2
2
2
9
S
S
S
S
9
9
9
Notes:
1.
Pin states for D31–D16 are listed in Table 6 on page 42.
2. RAS3–RAS0, CASH3–CASH0, CASL3–CASL0, and MWE Suspend state of the pins:
–The RAS and CAS signals remain active if the DRAM interface is configured for CAS-before-RAS refresh in Suspend mode.
–The RAS and CAS signals will be Low if the DRAM is configured for self-refresh in Suspend mode.
–Will be three-stated with a pulldown resistor if the DRAM interface is programmed to be disabled so the DRAM can be
powered down (Power-Down Group A).
–Will not be affected by this when the RAS and CAS signals that share pins with other functions (RAS3–RAS2, CASH3–
CASH2, and CASL3–CASL2) are not enabled to come out of the chip.
–The MWE signal will be driven out High (deasserted) when the DRAM is programmed to be left powered (Power-Down
Group A).
Summary:
These pins have built-in pulldown resistors that are invoked by:
–Suspend mode and DRAM interface programmed for power-down in Suspend (Power-Down Group A), and the pins are
enabled as RAS/CAS for RAS3–RAS2, CASH3–CASH2, and CASL3–CASL2.
3. C, D, and E output drives are programmable.
4. The data bus D15–D0 has built-in pulldown resistors that are invoked when the data bus signals are inputs.
5. Memory Address MA12 Suspend state of the pin:
Will be three-stated with a pulldown resistor. This will work for CAS-before-RAS refresh, self-refresh, and the DRAM powered down.
Summary:
This pin has a built-in pulldown resistor that is invoked by Suspend mode.
6. Memory Address MA4–MA0 pins are shared with the power-on configuration signals so the reset state of the pins has a pull-
down resistor on these signals.
This default configuration will choose: not test mode and an 8-bit ROM/Flash memory accessed by ROMCS0 with the SD
buffer-control signals disabled. The pulldown resistors are from 50 K to 150 K; they need to be overridden by pullup resistors
on the board if other configurations are needed.
These pulldown resistors are disabled after reset; they are not active during normal chip operation.
For configuration signals CFG0, CFG1, CFG2, and CFG3, if the system uses the default configuration, the pulldown resistors
will be active again in Suspend mode. If external pullup resistors are used on the board for a different configuration, the pins
with external pullups will three-state in Suspend mode without pulldown resistors.
The reserved signal on MA4 is only used for AMD testing; it should not be pulled up on the system design. This pin will always
go to three-state with a pulldown resistor in Suspend mode.
Summary:
Each pin has a built-in pulldown resistor that is invoked by:
–Reset
–Suspend mode and the configuration pin being Low during reset (for CFG3–CFG0).
–Suspend mode for the reserved signal on MA4.
Table 7.
Pin State Table—Memory Interface
1
(Continued)
Signal Name
[Alternate
Function]
Pin
#
Type
Output
Drive
Max
Load
(pF)
Supply
Reset
State
Normal
Operation
Suspend
State
Power
Down
Group
Note
5 V
相關(guān)PDF資料
PDF描述
ELANSC400ANDELANSC410 Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0&degC to 70°C; Package: 14-SOIC T&R
ELANSC400 Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-100AC Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC520 Microcontroller
ELC-10PR HIGH-DENSITY SIGNAL CONDITIONERS 10-PACK PULSE SCALER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC520 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Microcontroller
ELANSC520100AC 制造商:Advanced Micro Devices 功能描述:
ELANSC520-100AC 制造商:Advanced Micro Devices 功能描述:MCU 32-bit Elan RISC ROMLess 388-Pin BGA 制造商:Advanced Micro Devices 功能描述:PLASTIC BGA, CAVITY UP(BGA) - Trays 制造商:AMD (Advanced Micro Devices) 功能描述:MCU 32-bit Elan RISC ROMLess 388-Pin BGA
ELANSC520-100AD 制造商:Advanced Micro Devices 功能描述:MCU 32-bit Elan RISC ROMLess 388-Pin BGA 制造商:AMD (Advanced Micro Devices) 功能描述:MCU 32-bit Elan RISC ROMLess 388-Pin BGA
ELANSC520-100AF 制造商:Advanced Micro Devices 功能描述:Elansc520 microcontroller integrated 32-bit microcontroller with PC/AT-compatible peripherals, PCI host bridge 制造商:AMD (Advanced Micro Devices) 功能描述:Elansc520 microcontroller integrated 32-bit microcontroller with PC/AT-compatible peripherals, PCI host bridge