
EM78P468N
8-BIT Microcontroller
Product Specification
(V1.2) 03.15.2005
(This specification is subject to change without further notice)
33
Address
Name
Reset Type
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin
Chan
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin
Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin
Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pi
Bit 7
R67
1
1
Bit 6
R66
1
1
Bit 5
R65
1
1
Bit 4
R64
1
1
Bit 3
R63
1
1
Bit 2
R62
1
1
Bit 1
R61
1
1
Bit 0
R60
1
1
0x06
R6
(PORT
ge
P
P
P
P
P
P
P
P
6)
R77
1
1
R76
1
1
R75
1
1
R74
1
1
R73
1
1
R62
1
1
R71
1
1
R70
1
1
0x7
(PORT7)
P
P
P
P
P
P
P
R7
P
R87
1
1
R86
1
1
R85
1
1
R84
1
1
R83
1
1
R82
1
1
R81
1
1
R80
1
1
0x8
(PORT8)
P
P
P
P
P
P
P
R8
P
BS
1
1
DS1
1
1
DS0
0
0
LCDEN
0
0
X
U
U
LCDTYPE
0
0
LCDF1
0
0
LCDF0
0
0
0x9
(LCDCR)
n
Change
Bit Name
Power-On
/RESET and WDT
-Up from Pin
Wake
Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from
Cha
Bit Name
Power-On
/RESET and WDT
fro
Wake-Up
Cha
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin
P
P
P
P
U
P
P
P
R9
X
0
0
X
0
0
X
0
0
LCD_A4 LCD_A3 LCD_A2 LCD_A1 LCD_A0
0
0
0
0
0
0
0
0
0
0
0xA
RA
(LCD_ADDR)
P
P
P
P
P
P
P
P
X
U
U
X
U
U
X
U
U
X
U
U
LCD_D 3
U
P
LCD_D 2 LCD_D 1 LCD_D 0
U
U
P
P
U
P
0xB
RB
D_DB)
(LC
Pin
nge
U
U
U
U
P
P
P
P
X
0
0
X
1
1
X
0
0
X
0
0
LPWTEN HPWTEN CNT2EN CNT1EN
0
0
0
0
0
0
0
0
0xC
(C
m Pin
nge
P
P
P
P
RC
NTER)
0
P
P
P
X
U
U
CLK2
0
0
CLK1
0
0
CLK0
0
0
IDLE
1
1
BF1
0
0
BF0
0
0
CPUS
*1
*1
0xD
(S
Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin
P
P
P
P
RD
BPCR)
U
P
P
P
IRE
0
0
HF
0
0
LGP
0
0
X
U
U
IROUTE
0
0
TCCE
0
0
EINT1
0
0
EINT0
0
0
0xE
(I
Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pi
Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin
Change
P
P
P
P
P
RE
RCR)
P
P
U
ICIF
0
0
LPWTF
0
0
HPWTF
0
0
CNT2F
0
0
CNT1F
0
0
INT1F
0
0
INT0F
0
0
TCIF
0
0
0xF
(
n
N
P
P
P
P
P
P
P
RF
ISR)
Bit 7
U
P
Bit 6
U
P
Bit 5
U
P
Bit 4
U
P
Bit 3
U
P
Bit 2
U
P
Bit 1
U
P
Bit 0
U
P
0x10~0x3
F
R10~R3F
P
P
P
P
P
P
P
P
X:
not used.
U:
unknown or don’t care.
P:
previous value before reset.
–:
Not defined
t :
check R3 register explain.
N:
Monitors interrupt operation status.
Note 1:
This bit is equal to code option HLFS bit data