
EM78P468N
8-BIT Microcontroller
52
Product Specification (V1.2) 03.15.2005
(This specification is subject to change without further notice)
INSTRUCTION BINARY
HEX
MNEMONIC
OPERATION
STATUS
AFFECTED
None
C
T, P
T, P
None <Note1>
None
None
None
0
0
0
0
0
0
0
0
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0001
0001
0001
0000
0001
0011
0100
rrrr
0000
0001
0010
0000
0001
0003
0004
000r
0010
0011
0012
NOP
DAA
SLEP
WDTC
IOW
ENI
DISI
RET
No Operation
Decimal Adjust A
0
→
WDT, Stop oscillator
0
→
WDT
A
→
IOCR
Enable Interrupt
Disable Interrupt
[Top of Stack]
→
PC
[Top of Stack]
→
PC,
Enable Interrupt
IOCR
→
A
A
→
R
0
→
A
0
→
R
R-A
→
A
R-A
→
R
R-1
→
A
R-1
→
R
A
∨
R
→
A
A
∨
R
→
R
A & R
→
A
A & R
→
R
A
⊕
R
→
A
A
⊕
R
→
R
A + R
→
A
A + R
→
R
R
→
A
R
→
R
/R
→
A
/R
→
R
R+1
→
A
R+1
→
R
R-1
→
A, skip if zero
R-1
→
R, skip if zero
R(n)
→
A(n-1),
R(0)
→
C, C
→
A(7)
R(n)
→
R(n-1),
R(0)
→
C, C
→
R(7)
R(n)
→
A(n+1),
R(7)
→
C, C
→
A(0)
R(n)
→
R(n+1),
R(7)
→
C, C
→
R(0)
R(0-3)
→
A(4-7),
R(4-7)
→
A(0-3)
R(0-3)
R(4-7)
R+1
→
A, skip if zero
R+1
→
R, skip if zero
0
→
R(b)
1
→
R(b)
R
0
0000
0001
0011
0013
RETI
None
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0000
0000
0000
0000
0001
0001
0001
0001
0010
0010
0010
0010
0011
0011
0011
0011
0100
0100
0100
0100
0101
0101
0101
0101
0001
01rr
1000
11rr
00rr
01rr
10rr
11rr
00rr
01rr
10rr
11rr
00rr
01rr
10rr
11rr
00rr
01rr
10rr
11rr
00rr
01r
10rr
11rr
rrrr
rrrr
0000
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
rrrr
001r
00rr
0080
00rr
01rr
01rr
01rr
01rr
02rr
02rr
02rr
02rr
03rr
03rr
03rr
03rr
04rr
04rr
04rr
04rr
05rr
05rr
05rr
05rr
IOR
MOV
CLRA
CLR
SUB
SUB
DECA
DEC
OR
OR
AND
AND
XOR
XOR
ADD
ADD
MOV
MOV
COMA
COM
INCA
INC
DJZA
DJZ
R
R,
R
A,
R,
R
R
A,
R,
A,
R,
A,
R,
A,
R,
A,
R,
R
R
R
R
R
R
None <Note1>
None
Z
Z
Z, C, DC
Z, C, DC
Z
Z
Z
Z
Z
Z
Z
Z
Z, C, DC
Z, C, DC
Z
Z
Z
Z
Z
Z
None
None
A
R
A
R
A
R
A
R
A
R
A
R
R
r
0
0110
00rr
rrrr
06rr
RRCA
R
C
0
0110
01rr
rrrr
06rr
RRC
R
C
0
0110
10rr
rrrr
06rr
RLCA
R
C
0
0110
11rr
rrrr
06rr
RLC
R
C
0
0111
00rr
rrrr
07rr
SWAPA
R
None
0
0
0
0
0
0111
0111
0111
100b
101b
01rr
10rr
11rr
bbrr
bbrr
rrrr
rrrr
rrrr
rrrr
rrrr
07rr
07rr
07rr
0xxx
0xxx
SWAP
JZA
JZ
BC
BS
R
R
R
R,
R,
None
None
None
None
None
b
b