Notes to Tables 17 and 18: (1) All input clock specifications must b" />
參數資料
型號： EP20K100EQI240-2X
廠商： Altera
文件頁數： 68/117頁
文件大?。?/td> 0K
描述： IC APEX 20KE FPGA 100K 240-PQFP
標準包裝： 24
系列： APEX-20K®
LAB/CLB數： 416
邏輯元件/單元數： 4160
RAM 位總計： 53248
輸入/輸出數： 183
門數： 263000
電源電壓： 1.71 V ~ 1.89 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 240-BFQFP
供應商設備封裝： 240-PQFP（32x32）
54
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Notes to Tables 17 and 18:
(1)
All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications
are not met, creating an erroneous clock within the device.
(2)
The maximum lock time is 40 s or 2000 input clock cycles, whichever occurs first.
(3)
Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs are still
disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins
once the CLKLK_ENA pin goes high in user mode.
(4)
The PLL VCO operating range is 200 MHz fVCO 840 MHz for LVDS mode.
SignalTap
Embedded
Logic Analyzer
APEX 20K devices include device enhancements to support the SignalTap
embedded logic analyzer. By including this circuitry, the APEX 20K
device provides the ability to monitor design operation over a period of
time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze
internal logic at speed without bringing internal signals to the I/O pins.
This feature is particularly important for advanced packages such as
FineLine BGA packages because adding a connection to a pin during the
debugging process can be difficult after a board is designed and
manufactured.
fIN
Input clock frequency
3.3-V LVTTL
1.5
290
1.5
257
MHz
2.5-V LVTTL
1.5
281
1.5
250
MHz
1.8-V LVTTL
1.5
272
1.5
243
MHz
GTL+
1.5
303
1.5
261
MHz
SSTL-2 Class
I
1.5
291
1.5
253
MHz
SSTL-2 Class
II
1.5
291
1.5
253
MHz
SSTL-3 Class
I
1.5
300
1.5
260
MHz
SSTL-3 Class
II
1.5
300
1.5
260
MHz
LVDS
1.5
420
1.5
350
MHz
Table 18. APEX 20KE Clock Input & Output Parameters
(Part 2 of 2)
Note (1)
Symbol
Parameter
I/O Standard
-1X Speed Grade
-2X Speed Grade
Units
Min
Max
Min
Max
相關PDF資料
PDF描述
AGM43DTAD-S189 CONN EDGECARD 86POS R/A .156 SLD
EPF6024AFI256-2 IC FLEX 6000 FPGA 24K 256-FBGA
EPF6024ABI256-2 IC FLEX 6000 FPGA 24K 256-BGA
AMM28DTBT CONN EDGECARD 56POS R/A .156 SLD
EPF6016AQI208-2 IC FLEX 6000 FPGA 16K 208-PQFP
相關代理商/技術參數
參數描述
EP20K100EQI240-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K100ERC208-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K100ERC208-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K100ERC208-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K100ERC240-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*