參數(shù)資料
型號: EP2AGX65DF29C4N
廠商: Altera
文件頁數(shù): 71/90頁
文件大?。?/td> 0K
描述: IC ARRIA II GX FPGA 65K 780FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 4
系列: Arria II GX
LAB/CLB數(shù): 2530
邏輯元件/單元數(shù): 60214
RAM 位總計: 5371904
輸入/輸出數(shù): 364
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 780-BBGA
供應(yīng)商設(shè)備封裝: 780-FBGA(29x29)
其它名稱: 544-2703
Chapter 1: Device Datasheet for Arria II Devices
1–65
Switching Characteristics
December 2013
Altera Corporation
fHSCLK_OUT (output
clock frequency)
5
717 (7)
5
717 (7)
MHz
Transmitter
fHSDR (true LVDS
output data rate)
SERDES factor, J = 3
to 10
(using dedicated
SERDES) (8)
1250
1250
Mbps
SERDES factor J = 2,
(using DDR registers)
Mbps
SERDES factor J = 1,
(uses an SDR
register)
Mbps
fHSDR (emulated
LVDS_E_3R output
data rate) (5)
SERDES factor J = 4
to 10
1152
800
Mbps
fHSDR (emulated
LVDS_E_1R output
data rate)
—200
200
Mbps
tx Jitter
Total jitter for data
rate, 600 Mbps to
1.6 Gbps
160—
—160
ps
Total jitter for data
rate, < 600 Mbps
0.1—
—0.1
UI
tx Jitter - emulated
differential I/O
standards with three
external output resistor
network
Total jitter for data
rate, 600 Mbps to
1.25 Gbps
300—
—325
ps
Total jitter for data
rate < 600 Mbps
0.2
0.25
UI
tx Jitter - emulated
differential I/O
standards with one
external output resistor
network
—0.15—
—0.15
UI
tDUTY
TX output clock duty
cycle for both True
and emulated
differential I/O
standards
45
50
55
45
50
55
%
Table 1–54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 2 of 3)
Symbol
Conditions
C3, I3
C4, I4
Unit
Min
Typ
Max
Min
Typ
Max
相關(guān)PDF資料
PDF描述
BAT54 DIODE SCHOTTKY 30V 200MA SOT-23
GSC44DRAH-S734 CONN EDGECARD 88POS .100 R/A SLD
VJ1206A240JBAAT4X CAP CER 24PF 50V 5% NP0 1206
GMC44DRAH-S734 CONN EDGECARD 88POS .100 R/A SLD
MCP9801T-M/MSG IC SENSOR THERMAL 2.7V 8MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP2AGX65DF29C5 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 2530 LABs 364 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX65DF29C5N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 2530 LABs 364 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX65DF29C6 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 2530 LABs 364 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX65DF29C6N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 2530 LABs 364 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX65DF29C6NES 制造商:Altera Corporation 功能描述:FPGA Arria