- 您現在的位置：買賣IC網 > PDF目錄19911 > EPC1PI8N (Altera)IC CONFIG DEVICE 1MBIT 8-DIP PDF資料下載
參數資料
| 型號： | EPC1PI8N |
| 廠商： | Altera |
| 文件頁數： | 26/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CONFIG DEVICE 1MBIT 8-DIP |
| 產品培訓模塊： | Three Reasons to Use FPGA's in Industrial Designs |
| 標準包裝： | 100 |
| 系列： | EPC |
| 可編程類型： | OTP |
| 存儲容量： | 1Mb |
| 電源電壓： | 3 V ~ 3.6 V，4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 8-PDIP |
| 包裝： | 管件 |
| 產品目錄頁面： | 604 (CN2011-ZH PDF) |
| 配用： | PLMJ1213-ND - PROGRAMMER ADAPTER 20 PIN J-LEAD |
| 其它名稱： | 544-1375-5 EPC1PI8N-ND |
Power and Operation
Page 9
Configuration Devices for SRAM-Based LUT Devices
January 2012
Altera Corporation
configuration bit was sent for the CONF_DONE pin to reach a high state. In this case, the
configuration device pulls its OE pin low, which in turn drives the target device’s
nSTATUS
pin low. Configuration automatically restarts if the Auto-restart
configuration on error
option is turned on in the Quartus II software from the
General
tab of the Device & Pin Options dialog box or the MAX+PLUS II software’s
Global Project Device Options
dialog box (Assign menu).
f For more information about FPGA configuration and configuration interface
connections between configuration devices and Altera FPGAs, refer to the
configuration chapter in the appropriate device handbook.
Power and Operation
This section describes power-on reset (POR) delay, error detection, and 3.3-V and
5.0-V operation of Altera configuration devices.
Power-On Reset
During initial power-up, a POR delay occurs to permit voltage levels to stabilize.
When configuring an FPGA with one EPC1, EPC2, or EPC1441 device, the POR delay
occurs inside the configuration device and the POR delay is a maximum of 200 ms.
When configuring a FLEX 8000 device with one EPC1213, EPC1064, or EPC1064V
device, the POR delay occurs inside the FLEX 8000 device and the POR delay is
typically 100 ms, with a maximum of 200 ms.
During POR, the configuration device drives its OE pin low. This low signal delays
configuration because the OEpin is connected to the target FPGA’s nSTATUS pin. When
the configuration device completes POR, it releases its open-drain OE pin, which is
then pulled high by a pull-up resistor.
1 You should power up the FPGA before the configuration device exits POR to avoid
the master configuration device from entering slave mode.
If the FPGA is not powered up before the configuration device exits POR, the
CONF
_DONE/nCS line is high because of the pull-up resistor. When the configuration
device exits POR and releases OE, it sees nCS high, which signals the configuration
device to enter slave mode. Therefore, configuration will not begin because the DATA
output is tri-stated and DCLK is an input pin in slave mode.
Error Detection Circuitry
The EPC1, EPC2, and EPC1441 configuration devices have built-in error detection
circuitry for configuring ACEX 1K, APEX 20K, APEX II, Arria GX, Cyclone,
Cyclone II, FLEX 10K, FLEX 6000, Mercury, Stratix, Stratix GX, Stratix II, or
Stratix II GX devices.
Built-in error detection circuitry uses the nCS pin of the configuration device, which
monitors the CONF_DONE pin on the FPGA. If the nCS pin on the EPC1 or EPC2 master
device is driven high before all configuration data is transferred, the EPC1 or EPC2
master device drives its OE signal low, which in turn drives the FPGA’s nSTATUS pin
low, indicating a configuration error. Additionally, if the configuration device
generates its data and detects that the CONF_DONE pin has not gone high, it recognizes
相關PDF資料 |
PDF描述 |
|---|---|
| GMC43DRTH-S93 | CONN EDGECARD 86POS DIP .100 SLD |
| EBM15DCBS | CONN EDGECARD 30POS R/A .156 SLD |
| XC17S15AVO8C | IC PROM SER 5K 8-SOIC |
| T86E227M010EBAS | CAP TANT 220UF 10V 20% 2917 |
| TAJE337M010RNJ | CAP TANT 330UF 10V 20% 2917 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EPC1VLC20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EPROM |
| EPC1VLI20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EPROM |
| EPC1VPC8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EPROM |
| EPC1VPI8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EPROM |
| EPC2 | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:SRAM-Based LUT Devices |
發(fā)布緊急采購，3分鐘左右您將得到回復。