參數(shù)資料
型號： EPCS4SI8
廠商： Altera
文件頁數(shù)： 36/40頁
文件大?。?/td> 0K
描述： IC CONFIG DEVICE 4MBIT 8-SOIC
產(chǎn)品培訓(xùn)模塊： Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝： 100
系列： EPCS
可編程類型： 系統(tǒng)內(nèi)可編程
存儲容量： 4Mb
電源電壓： 3 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
封裝/外殼： 8-SOIC（0.154"，3.90mm 寬）
供應(yīng)商設(shè)備封裝： 8-SOIC
包裝： 管件
產(chǎn)品目錄頁面： 604 (CN2011-ZH PDF)
其它名稱： 544-1243-5
Active Serial FPGA Configuration
Page 5
Serial Configuration (EPCS) Devices Datasheet
January 2014
Altera Corporation
Figure 3 shows the configuration of an FPGA device in the AS configuration scheme
with an EPCS device using the APU or a third-party programmer.
In an AS configuration, the FPGA acts as the configuration master in the
configuration flow and provides the clock to the EPCS device. The FPGA enables the
EPCS device by pulling the nCS signal low using the nCSO signal as shown in Figure 2
and Figure 3. Then, the FPGA sends the instructions and addresses to the EPCS device
using the ASDO signal. The EPCS device responds to the instructions by sending the
configuration data to the FPGA’s DATA0 pin on the falling edge of DCLK. The data is
latched into the FPGA on the next DCLK signal’s falling edge.
1 Before the FPGA enters configuration mode, ensure that VCC of the EPCS device is
ready. If VCC is not ready, you must hold nCONFIG low until all power rails of EPCS
device are ready.
The FPGA controls the nSTATUS and CONF_DONE pins during configuration in the AS
mode. If the CONF_DONE signal does not go high at the end of configuration, or if the
signal goes high too early, the FPGA pulses its nSTATUS pin low to start a
reconfiguration. If the configuration is successful, the FPGA releases the CONF_DONE
pin, allowing the external 10-k resistor to pull the CONF_DONE signal high. The FPGA
initialization begins after the CONF_DONE pin goes high. After the initialization, the
FPGA enters user mode.
f For more information about configuring the FPGAs in AS configuration mode or
other configuration modes, refer to the configuration chapter in the appropriate
device handbook.
Figure 3. Altera FPGA Configuration in AS Mode Using APU or a Third-party Programmer (1), (4)
Notes to Figure 3:
(1) For more information about the VCC value, refer to the configuration chapter in the appropriate device handbook.
(2) EPCS devices cannot be cascaded.
(3) Connect the MSEL[] input pins to select the AS configuration mode. For more information, refer to the configuration chapter in the appropriate
device handbook.
(4) For more information about configuration pin I/O requirements in an AS configuration scheme for an Altera FPGA, refer to the configuration
chapter in the appropriate device handbook.
DATA
DCLK
nCS
ASDI
DATA0
DCLK
nCSO
nCE
nCONFIG
nSTATUS
MSEL[]
nCEO
CONF_DONE
ASDO
VCC (1) VCC (1) VCC (1)
10 k
Ω
10 k
Ω
10 k
Ω
(3)
Altera FPGA
EPCS Device (2)
N.C.
相關(guān)PDF資料
PDF描述
LTC4252-2IMS8#PBF IC CNTRLR HOTSWAP NEGVOLT 8-MSOP
GRM2165C2A131JA01D CAP CER 130PF 100V 5% NP0 0805
RCB92DHRR-S378 EDGECARD EXT PCI64 184PS .050 5V
ECC13DREH-S13 CONN EDGECARD 26POS .100 EXTEND
NCV59301DS28R4G IC REG LDO 2.8V 3A D2PAK-5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPCS4SI8N 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 4Mb 40 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
EPCS4SI8N 制造商:Altera Corporation 功能描述:SEMICONDUCTOR ((NW))
EPCS64 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Serial Configuration Devices
EPCS64SI16N 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 64Mb 40 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
EPCSC2.5T 功能描述:接線端子工具和配件 End Plate RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Tools & Accessories 類型:End Bracket
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*