Notes to tables: (1) These values are specified under the recommende" />
  • <samp id="nariu"><thead id="nariu"></thead></samp>
  • <thead id="nariu"></thead>
    <dfn id="nariu"><label id="nariu"><legend id="nariu"></legend></label></dfn>
    <var id="nariu"><pre id="nariu"></pre></var>
    <button id="nariu"><tfoot id="nariu"></tfoot></button>
  • 參數(shù)資料
    型號(hào): EPM7128SLC84-15
    廠商: Altera
    文件頁(yè)數(shù): 43/66頁(yè)
    文件大?。?/td> 0K
    描述: IC MAX 7000 CPLD 128 84-PLCC
    標(biāo)準(zhǔn)包裝: 75
    系列: MAX® 7000
    可編程類(lèi)型: 系統(tǒng)內(nèi)可編程
    最大延遲時(shí)間 tpd(1): 15.0ns
    電壓電源 - 內(nèi)部: 4.75 V ~ 5.25 V
    邏輯元件/邏輯塊數(shù)目: 8
    宏單元數(shù): 128
    門(mén)數(shù): 2500
    輸入/輸出數(shù): 68
    工作溫度: 0°C ~ 70°C
    安裝類(lèi)型: 表面貼裝
    封裝/外殼: 84-LCC(J 形引線)
    供應(yīng)商設(shè)備封裝: 84-PLCC(29.31x29.31)
    包裝: 托盤(pán)
    產(chǎn)品目錄頁(yè)面: 604 (CN2011-ZH PDF)
    其它名稱(chēng): 544-1208-5
    48
    Altera Corporation
    MAX 7000 Programmable Logic Device Family Data Sheet
    Notes to tables:
    (1)
    These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more
    information on switching waveforms.
    (2)
    This minimum pulse width for preset and clear applies for both global clear and array controls. The tLPA parameter
    must be added to this minimum width if the clear or reset signal incorporates the tLAD parameter into the signal
    path.
    (3)
    This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
    parameter applies for both global and array clocking.
    (4)
    These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
    (5)
    The fMAX values represent the highest frequency for pipelined data.
    (6)
    Operating conditions: VCCIO = 3.3 V ± 10% for commercial and industrial use.
    (7)
    For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
    these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
    devices, add an additional 0.1 ns to the PIA timing value.
    (8)
    The tLPA parameter must be added to the tLAD, tLAC, tIC, tEN, tSEXP, tACL, and tCPPW parameters for macrocells
    running in the low-power mode.
    Tables 35 and 36 show the EPM7192S AC operating conditions.
    tCLR
    Register clear time
    2.4
    3.0
    4.0
    ns
    tPIA
    PIA delay
    1.6
    2.0
    1.0
    2.0
    ns
    tLPA
    Low-power adder
    11.0
    10.0
    11.0
    13.0
    ns
    Table 34. EPM7160S Internal Timing Parameters (Part 2 of 2)
    Note (1)
    Symbol
    Parameter
    Conditions
    Speed Grade
    Unit
    -6
    -7
    -10
    -15
    Min
    Max
    Min
    Max
    Min
    Max
    Min
    Max
    Table 35. EPM7192S External Timing Parameters (Part 1 of 2)
    Symbol
    Parameter
    Conditions
    Speed Grade
    Unit
    -7
    -10
    -15
    Min
    Max
    Min
    Max
    Min
    Max
    tPD1
    Input to non-registered output
    C1 = 35 pF
    7.5
    10.0
    15.0
    ns
    tPD2
    I/O input to non-registered
    output
    C1 = 35 pF
    7.5
    10.0
    15.0
    ns
    tSU
    Global clock setup time
    4.1
    7.0
    11.0
    ns
    tH
    Global clock hold time
    0.0
    ns
    tFSU
    Global clock setup time of fast
    input
    3.0
    ns
    tFH
    Global clock hold time of fast
    input
    0.0
    0.5
    0.0
    ns
    tCO1
    Global clock to output delay
    C1 = 35 pF
    4.7
    5.0
    8.0
    ns
    tCH
    Global clock high time
    3.0
    4.0
    5.0
    ns
    tCL
    Global clock low time
    3.0
    4.0
    5.0
    ns
    tASU
    Array clock setup time
    1.0
    2.0
    4.0
    ns
    相關(guān)PDF資料
    PDF描述
    EPM570F100I5N IC MAX II CPLD 570 LE 100-FBGA
    THF476K035P1G-F CAP TANT 47UF 35V 10% AXIAL
    EPM3128ATC100-5N IC MAX 3000A CPLD 128 100-TQFP
    EPM3128ATC100-5 IC MAX 3000A CPLD 128 100-TQFP
    EPM570T100C4N IC MAX II CPLD 570 LE 100-TQFP
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    EPM7128SLC84-15 制造商:Altera Corporation 功能描述:MAX DEVICE
    EPM7128SLC84-15N 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 68 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    EPM7128SLC84-15N 制造商:Altera Corporation 功能描述:PROGRAMMABLE LOGIC IC
    EPM7128SLC84-6 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 68 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    EPM7128SLC846F 制造商:ALTERA 功能描述:*