- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19837 > EPM9560ARI240-10 (Altera)IC MAX 9000 CPLD 560 240-RQFP PDF資料下載
參數(shù)資料
| 型號： | EPM9560ARI240-10 |
| 廠商： | Altera |
| 文件頁數(shù)： | 13/46頁 |
| 文件大小： | 0K |
| 描述： | IC MAX 9000 CPLD 560 240-RQFP |
| 產(chǎn)品變化通告： | Package Change 30/Jun/2010 |
| 標準包裝： | 24 |
| 系列： | Max® 9000 |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時間 tpd(1)： | 10.0ns |
| 電壓電源 - 內(nèi)部： | 4.5 V ~ 5.5 V |
| 邏輯元件/邏輯塊數(shù)目： | 35 |
| 宏單元數(shù)： | 560 |
| 門數(shù)： | 12000 |
| 輸入/輸出數(shù)： | 191 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 240-BFQFP 裸露焊盤 |
| 供應商設備封裝： | 240-RQFP（32x32） |
| 包裝： | 托盤 |
| 其它名稱： | 544-2365 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
20
Altera Corporation
MAX 9000 Programmable Logic Device Family Data Sheet
Programming Sequence
During in-system programming, instructions, addresses, and data are
shifted into the MAX 9000 device through the TDI input pin. Data is
shifted out through the TDO output pin and compared against the
expected data.
Programming a pattern into the device requires the following six ISP
stages. A stand-alone verification of a programmed pattern involves only
stages 1, 2, 5, and 6.
1.
Enter ISP. The enter ISP stage ensures that the I/O pins transition
smoothly from user mode to ISP mode. The enter ISP stage requires
1ms.
2.
Check ID. Before any program or verify process, the silicon ID is
checked. The time required to read this silicon ID is relatively small
compared to the overall programming time.
3.
Bulk Erase. Erasing the device in-system involves shifting in the
instructions to erase the device and applying one erase pulse of
100 ms.
4.
Program. Programming the device in-system involves shifting in the
address and data and then applying the programming pulse to
program the EEPROM cells. This process is repeated for each
EEPROM address.
5.
Verify. Verifying an Altera device in-system involves shifting in
addresses, applying the read pulse to verify the EEPROM cells, and
shifting out the data for comparison. This process is repeated for
each EEPROM address.
6.
Exit ISP. An exit ISP stage ensures that the I/O pins transition
smoothly from ISP mode to user mode. The exit ISP stage requires
1ms.
Programming Times
The time required to implement each of the six programming stages can
be broken into the following two elements:
■
A pulse time to erase, program, or read the EEPROM cells.
■
A shifting time based on the test clock (TCK) frequency and the
number of TCK cycles to shift instructions, address, and data into the
device.
相關PDF資料 |
PDF描述 |
|---|---|
| LTC4253IGN#PBF | IC HOT SWAP CONTRLR -48V 16-SSOP |
| ISL61851ECBZ | IC USB PWR CTRLR DUAL 8SOIC |
| VI-2WX-CY-F4 | CONVERTER MOD DC/DC 5.2V 50W |
| EPM7256AEFI256-7 | IC MAX 7000 CPLD 256 256-FBGA |
| TIM226K035P0Z | CAP TANT 22UF 35V 10% RADIAL |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPM9560BI356-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9560BI356-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9560GI280-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9560GI280-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9560RC208-15 | 制造商:Altera Corporation 功能描述:IC MAX |
發(fā)布緊急采購，3分鐘左右您將得到回復。