參數(shù)資料
型號: EV-ADF4106SD1Z
廠商: Analog Devices Inc
文件頁數(shù): 11/24頁
文件大小: 0K
描述: BOARD EVAL FOR ADF4106SD1Z
標(biāo)準(zhǔn)包裝: 1
系列: *
Data Sheet
ADF4106
Rev. E | Page 19 of 24
APPLICATIONS
LOCAL OSCILLATOR FOR LMDS BASE STATION
TRANSMITTER
Figure 22 shows the ADF4106 being used with a VCO to
produce the LO for an LMDS base station.
The reference input signal is applied to the circuit at FREFIN
and, in this case, is terminated in 50 . A typical base station
system would have either a TCXO or an OCXO driving the
reference input without any 50 termination.
To achieve a channel spacing of 1 MHz at the output, the
10 MHz reference input must be divided by 10, using the
on-chip reference divider of the ADF4106.
The charge pump output of the ADF4106 (Pin 2) drives the
loop filter. In calculating the loop filter component values, a
number of items need to be considered. In this example, the
loop filter was designed so that the overall phase margin for
the system would be 45°.
Other PLL system specifications include:
KD = 2.5 mA
KV = 80 MHz/V
Loop Bandwidth = 50 kHz
FPFD = 1 MHz
N = 5800
Extra Reference Spur Attenuation = 10 dB
These specifications are needed and used to derive the loop
filter component values shown in Figure 22.
The circuit in Figure 22 shows a typical phase noise
performance of 83.5 dBc/Hz at 1 kHz offset from the carrier.
Spurs are better than 62 dBc.
The loop filter output drives the VCO, which in turn is fed
back to the RF input of the PLL synthesizer and also drives the
RF output terminal. A T-circuit configuration provides 50
matching between the VCO output, the RF output, and the RFIN
terminal of the synthesizer.
In a PLL system, it is important to know when the system
is in lock. In Figure 22, this is accomplished by using the
MUXOUT signal from the synthesizer. The MUXOUT pin
can be programmed to monitor various internal signals in the
synthesizer. One of these is the LD or lock-detect signal.
ADF4106
CE
CLK
DATA
LE
1000pF
REFIN
100pF
CP
MUXOUT
CPGND
AGND
DGND
100pF
1.5nF
20pF
100pF
51
6.2k
4.3k
100pF
18
NOTE
DECOUPLING CAPACITORS (0.1
F/10pF) ON AV
DD, DVDD, AND
VP OF THE ADF4106 AND ON VCC OF THE V956ME03 HAVE
BEEN OMITTED FROM THE DIAGRAM TO AID CLARITY.
SPI
-COMPATIBLE
SERIAL
BUS
RSET
RFINA
RFINB
AVDD DVDD VP
FREFIN
VDD
VP
LOCK
DETECT
VCC
V956ME03
1, 3, 4, 5, 7, 8,
9, 11, 12, 13
18
18
100pF
RFOUT
5.1k
7
15
16
8
2
14
6
5
1
9
4
3
14
2
10
51
02720-027
Figure 22. Local Oscillator for LMDS Base Station
相關(guān)PDF資料
PDF描述
EBC36DRTS-S13 CONN EDGECARD 72POS .100 EXTEND
HBM12DRKH CONN EDGECARD 24POS DIP .156 SLD
V48C24T75BF3 CONVERTER MOD DC/DC 24V 75W
TCM809MVNB713 IC RESET MONITOR 4.38V SOT23B-3
EV-ADF4156SD1Z BOARD EVAL FOR ADF4156
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EV-ADF4108EB1Z 功能描述:BOARD EVAL FOR ADF4108EB1Z RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EV-ADF4108EB2Z 功能描述:BOARD EVAL FOR ADF4108EB2Z RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EV-ADF4113HVSD1Z 功能描述:時鐘和定時器開發(fā)工具 Evaluation Board I.C. ADF4113HV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
EV-ADF411XSD1Z 功能描述:時鐘和定時器開發(fā)工具 Evaluation Board I.C. RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
EV-ADF4153ASD1Z 功能描述:時鐘和定時器開發(fā)工具 Evaluation Board RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V