- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16816 > EVAL-AD1938AZ (Analog Devices Inc)BOARD EVAL FOR AD1938 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD1938AZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD1938 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 音頻編解碼器 |
| 已用 IC / 零件： | AD1938 |
| 主要屬性： | 24 位，192 kHz，4 ADC: 107dB 動態(tài)范圍，8 DAC: 108dB 動態(tài)范圍 |
| 次要屬性： | 分時復(fù)用（TDM），SPI 接口 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD1938
Data Sheet
Rev. E | Page 14 of 32
the reference clock is attenuated above a certain frequency
depending on the loop filter.
RESET AND POWER-DOWN
The function of the RST pin sets all the control registers to their
default settings. To avoid pops, reset does not power down the
analog outputs. After RST is deasserted, and the PLL acquires
lock condition, an initialization routine runs inside the AD1938.
This initialization lasts for approximately 256 master clock cycles.
The power-down bits in the PLL and Clock Control 0, DAC
Control 1, and ADC Control 1 registers power down the
respective sections. All other register settings are retained. To
guarantee proper start up, the RST pin should be pulled low by
an external resistor.
SERIAL CONTROL PORT
The AD1938 has an SPI control port that permits programming
and reading back of the internal control registers for the ADCs,
DACs, and clock system. There is also a standalone mode
available for operation without serial control that is configured
at reset using the serial control pins. All registers are set to
default, except the internal master clock enable which is set to 1,
and ADC BCLK and LRCLK master/slave is set by the COUT
pin. Refer to Table 11 for details. Standalone mode only
supports stereo mode with an I2S data format and 256 fS master
clock rate. It is recommended to use a weak pull-up resistor on
CLATCH in applications that have a microcontroller. This pull-
up resistor ensures that the AD1938 recognizes the presence of
a microcontroller.
The SPI control port of the AD1938 is a 4-wire serial control
port. The format is similar to the Motorola SPI format except
the input data-word is 24 bits wide. The serial bit clock and
latch can be completely asynchronous to the sample rate of the
ADCs and DACs. Figure 11 shows the format of the SPI signal.
The first byte is a global address with a read/write bit. For the
AD1938, the address is 0x04, shifted left one bit due to the R/W
bit. The second byte is the AD1938 register address and the
third byte is the data.
Table 11. Standalone Mode Selection
ADC Clocks
CIN
COUT
CCLK
CLATCH
Slave
0
Master
0
1
0
D0
D8
D22
D23
D9
CLATCH
CCLK
CIN
COUT
tCCH tCCL
tCDS tCDH
tCLS
tCCP
tCLH
tCOTS
tCOD
tCOE
055
82
-011
Figure 11. Format of SPI Signal
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V24B12E150BG2 | CONVERTER MOD DC/DC 12V 150W |
| NRS8030T1R5NJGJ | INDUCTOR POWER 1.5UH 5.3A SMD |
| V24B12E150BF3 | CONVERTER MOD DC/DC 12V 150W |
| M1CXA-2636J | IDC CABLE - MKC26A/MC26G/X |
| 0982660897 | CBL 19POS 0.5MM JMPR TYPE A 1' |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD1938EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24-Bit CODEC |
| EVAL-AD1938EBZ | 制造商:Analog Devices 功能描述:EVAL BD FOR MULTI CHANNEL 96KHZ CODEC - Boxed Product (Development Kits) |
| EVAL-AD1939AZ | 功能描述:BOARD EVAL FOR AD1939 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-AD1939EB | 制造商:Analog Devices 功能描述:EVAL - Bulk |
| EVAL-AD1940AZ | 功能描述:BOARD EVAL AD1940 SIGMADSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。