- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17076 > EVAL-AD5422LFEBZ (Analog Devices Inc)BOARD EVAL FOR AD5422LFEBZ PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD5422LFEBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 28/44頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD5422LFEBZ |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD5412/AD5422
Data Sheet
Rev. I | Page 34 of 44
DIGITAL POWER SUPPLY
By default, the DVCC pin accepts a power supply of 2.7 V to
5.5 V. Alternatively, via the DVCC SELECT pin, an internal 4.5 V
power supply can be output on the DVCC pin for use as a digital
power supply for other devices in the system or as a termination
for pull-up resistors. This facility offers the advantage of not
having to bring a digital supply across an isolation barrier. The
internal power supply is enabled by leaving the DVCC SELECT
pin unconnected. To disable the internal supply, tie DVCC
SELECT to 0 V. DVCC is capable of supplying up to 5 mA of
current (for a load regulation graph, see Figure 10).
EXTERNAL BOOST FUNCTION
The addition of an external boost transistor, as shown in
by reducing the current flowing in the on-chip output transistor
(dividing it by the current gain of the external circuit). A
discrete NPN transistor with a breakdown voltage, BVCEO,
greater than 40 V can be used. The external boost capability
has been developed for users who may wish to use the AD5412/
AD5422 at the extremes of the supply voltage, load current, and
temperature range. The boost transistor can also be used to
reduce the amount of temperature-induced drift in the part.
This minimizes the temperature-induced drift of the on-chip
voltage reference, which improves on drift and linearity.
BOOST
MJD31C
OR
PBSS8110Z
RLOAD
0.022F
1k
AD5412/
AD5422
IOUT
06996-
061
Figure 70. External Boost Configuration
EXTERNAL COMPENSATION CAPACITOR
The voltage output can ordinarily drive capacitive loads of up to
20 nF; if there is a requirement to drive greater capacitive loads,
of up to 1 F, an external compensation capacitor can be con-
nected between the CCOMP and VOUT pins. The addition of the
capacitor keeps the output voltage stable but also reduces the
bandwidth and increases the settling time of the voltage output.
HART COMMUNICATION
pin, into which a HART signal can be coupled. The HART
signal appears on the current output if the output is enabled. To
achieve a 1 mA peak-to-peak current, the signal amplitude at
the CAP2 pin must be 48 mV peak-to-peak. Assuming that the
modem output amplitude is 500 mV peak-to-peak, its output
must be attenuated by 500/48 = 10.42. If this voltage is used, the
current output should meet the HART amplitude specifications.
Figure 71 shows the recommended circuit for attenuating and
coupling in the HART signal.
HART MODEM
OUTPUT
C1
C2
CAP2
AVDD
06996-
051
Figure 71. Coupling HART Signal
In determining the absolute values of the capacitors, ensure that
the FSK output from the modem is passed undistorted. Thus,
the bandwidth presented to the modem output signal must pass
1200 Hz and 2200 Hz frequencies. The recommended values
are C1 = 2.2 nF and C2 = 22 nF. Digitally controlling the slew
rate of the output is necessary to meet the analog rate of change
requirements for HART.
DIGITAL SLEW RATE CONTROL
user to control the rate at which the output voltage or current
changes. With the slew rate control feature disabled, the output
changes at a rate limited by the output drive circuitry and the
attached load. See Figure 64 for current output step and
Figure 38 for voltage output step. To reduce the slew rate, enable
the slew rate control feature. With the feature enabled via the
SREN bit of the control register (see Table 14), the output, instead
of slewing directly between two values, steps digitally at a rate
defined by two parameters accessible via the control register, as
shown in Table 14. The parameters are set by the SR clock and
SR step bits. SR clock defines the rate at which the digital slew is
updated; SR step defines by how much the output value changes
at each update. Both parameters together define the rate of
change of the output voltage or current. Table 22 and Table 23
outline the range of values for both the SR clock and SR step
parameters. Figure 72 shows the output current changing for
ramp times of 10 ms, 50 ms, and 100 ms.
Table 22. Slew Rate Step Size Options
SR Step
AD5412 Step Size
(LSB)
AD5422 Step
Size (LSB)
000
1/16
1
001
1/8
2
010
1/4
4
011
1/2
8
100
1
16
101
2
32
110
4
64
111
8
128
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V375C2E50B2 | CONVERTER MOD DC/DC 2V 50W |
| VI-B0M-EY | CONVERTER MOD DC/DC 10V 50W |
| 0210390997 | CABLE JUMPER 1MM .152M 29POS |
| VI-B04-EY | CONVERTER MOD DC/DC 48V 50W |
| ESA10DTBH | CONN EDGECARD 20POS R/A .125 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5424EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Rochester Electronics LLC 功能描述: |
| EVAL-AD5424EBZ | 功能描述:BOARD EVALUATION FOR AD5424 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5425EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD5425EBZ | 功能描述:BOARD EVALUATION FOR AD5425 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5426EB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD5426, 0BIT HIGH BANDWIDTH MULTIPLYING DACS W/ - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。