參數(shù)資料
型號(hào)： EVAL-AD5422LFEBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 29/44頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD5422LFEBZ
標(biāo)準(zhǔn)包裝： 1
系列： *
Data Sheet
AD5412/AD5422
Rev. I | Page 35 of 44
Table 23. Slew Rate Update Clock Options
SR Clock
Update Clock Frequency (Hz)
0000
257,730
0001
198,410
0010
152,440
0011
131,580
0100
115,740
0101
69,440
0110
37,590
0111
25,770
1000
20,160
1001
16,030
1010
10,290
1011
8280
1100
6900
1101
5530
1110
4240
1111
3300
The time it takes for the output to slew over a given output
range can be expressed as follows:
Size
LSB
Frequency
Clock
Update
Size
Step
Change
Output
Time
Slew
×
=
(1)
where:
Slew Time is expressed in seconds.
Output Change is expressed in amps for IOUT or volts for VOUT.
When the slew rate control feature is enabled, all output
changes change at the programmed slew rate; if the CLEAR
pin is asserted, the output slews to the zero-scale value at the
programmed slew rate. The output can be halted at its current
value with a write to the control register. To avoid halting the
output slew, the slew active bit (see Table 19) can be read to
check that the slew has completed before writing to any of the
AD5410/AD5420 registers. The update clock frequency for any
given value is the same for all output ranges. The step size,
however, varies across output ranges for a given value of step
size because the LSB size is different for each output range.
Table 24 shows the range of programmable slew times for a full-
scale change on any of the output ranges. The values in Table 24
were obtained using Equation 1.
The digital slew rate control feature results in a staircase
formation on the current output, as shown in Figure 76. This
figure also shows how the staircase can be removed by
connecting capacitors to the CAP1 and CAP2 pins, as described
0
5
10
15
20
25
–10
0
10
20
30
40
50
60
70
80
90
100 110
O
UT
P
UT
CURRE
NT
(
mA)
TIME (ms)
TA = 25°C
AVDD = 24V
RLOAD = 300
06996-
139
10ms RAMP, SR CLOCK = 0x1, SR STEP = 0x5
50ms RAMP, SR CLOCK = 0xA, SR STEP = 0x7
100ms RAMP, SR CLOCK = 0x8, SR STEP = 0x5
Figure 72. Output Current Slewing Under Control of the Digital Slew Rate
Control Feature
IOUT FILTERING CAPACITORS (LFCSP PACKAGE)
Capacitors can be placed between CAP1 and AVDD, and CAP2
and AVDD, as shown in Figure 73.
CAP1
AVDD
C1
C2
AVDD
AD5412/
AD5422 CAP2
GND
06996-
062
IOUT
Figure 73. IOUT Filtering Capacitors
The CAP1 and CAP2 pins are available only on the LFCSP
package. The capacitors form a filter on the current output
circuitry, as shown in Figure 74, reducing the bandwidth and
the slew rate of the output current. Figure 75 shows the effect
the capacitors have on the slew rate of the output current. To
achieve significant reductions in the rate of change, very large
capacitor values are required, which may not be suitable in
some applications. In this case, the digital slew rate control
feature can be used. The capacitors can be used in conjunction
with the digital slew rate control feature as a means of
smoothing out the steps caused by the digital code increments,
as shown in Figure 76.
相關(guān)PDF資料
PDF描述
V375C2E50B2 CONVERTER MOD DC/DC 2V 50W
VI-B0M-EY CONVERTER MOD DC/DC 10V 50W
0210390997 CABLE JUMPER 1MM .152M 29POS
VI-B04-EY CONVERTER MOD DC/DC 48V 50W
ESA10DTBH CONN EDGECARD 20POS R/A .125 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5424EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Rochester Electronics LLC 功能描述:
EVAL-AD5424EBZ 功能描述:BOARD EVALUATION FOR AD5424 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5425EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD5425EBZ 功能描述:BOARD EVALUATION FOR AD5425 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5426EB 制造商:Analog Devices 功能描述:EVAL BD FOR AD5426, 0BIT HIGH BANDWIDTH MULTIPLYING DACS W/ - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*