參數(shù)資料
型號: EVAL-AD5443SDZ
廠商: Analog Devices Inc
文件頁數(shù): 11/25頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD5443
標準包裝: 1
系列: *
AD5426/AD5432/AD5443
Data Sheet
Rev. G | Page 18 of 24
ADDING GAIN
In applications where the output voltage is required to be greater
than VIN, gain can be added with an additional external amplifier or
it can be achieved in a single stage. It is important to consider the
effect of temperature coefficients of the thin film resistors of the
DAC. Simply placing a resistor in series with the RFB resistor causes
mismatches in the temperature coefficients, resulting in larger
gain temperature coefficient errors. Instead, the circuit shown
in Figure 46 is a recommended method of increasing the gain of
the circuit. R1, R2, and R3 should all have similar temperature
coefficients, but they need not match the temperature coefficients
of the DAC. This approach is recommended in circuits where
gains of greater than 1 are required.
R1
R3
R2
VIN
R1 = R2R3
R2 + R3
GAIN = R2 + R3
R2
NOTES
1. ADDITIONAL PINS OMITTED FOR CLARITY.
2. C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED
IF A1 IS A HIGH SPEED AMPLIFIER.
VOUT
GND
IOUT2
IOUT1
RFB
A1
VREF
VDD
C1
03162-047
Figure 46. Increasing Gain of Current Output DAC
DACS USED AS A DIVIDER OR PROGRAMMABLE
GAIN ELEMENT
Current-steering DACs are very flexible and lend themselves to
many different applications. If this type of DAC is connected as
the feedback element of an op amp and RFB is used as the input
resistor as shown in Figure 47, then the output voltage is inversely
proportional to the digital input fraction, D.
For D = 1 2n the output voltage is
VOUT = VIN/D = VIN/(1 2N)
As D is reduced, the output voltage increases. For small values
of D, it is important to ensure that the amplifier does not saturate
and also that the required accuracy is met. For example, an 8-bit
DAC driven with the binary code 0x10 (00010000), that is, 16
decimal, in the circuit of Figure 47 should cause the output
voltage to be 16 × VIN. However, if the DAC has a linearity
specification of ±0.5 LSB, then D can in fact have the weight
anywhere in the range 15.5/256 to 16.5/256 so that the possible
output voltage will be in the range 15.5 VIN to 16.5 VIN—an error of
+3% even though the DAC itself has a maximum error of 0.2%.
DAC leakage current is also a potential error source in divider
circuits. The leakage current must be counterbalanced by an
opposite current supplied from the op amp through the DAC.
Since only a fraction D of the current into the VREF terminal is
routed to the IOUT1 terminal, the output voltage has to change
as follows:
Output Error Voltage due to DAC Leakage = (Leakage × R)/D
where R is the DAC resistance at the VREF terminal. For a DAC
leakage current of 10 nA, R = 10 k, and a gain (that is, 1/D) of 16,
the error voltage is 1.6 mV.
GND
IOUT1
IOUT2
RFB
VREF
VDD
ADDITIONAL PINS OMITTED FOR CLARITY.
VOUT
VIN
03162-048
Figure 47. Current Steering DAC as a Divider or Programmable Gain Element
REFERENCE SELECTION
When selecting a reference for use with the AD5426 series of
current output DACs, pay attention to the references output
voltage temperature coefficient specification. This parameter not
only affects the full-scale error, but can also affect the linearity (INL
and DNL) performance. The reference temperature coefficient
should be consistent with the system accuracy specifications. For
example, an 8-bit system required to hold its overall specification to
within 1 LSB over the temperature range 0°C to 50°C dictates
that the maximum system drift with temperature should be less
than 78 ppm/°C. A 12-bit system with the same temperature
range to overall specification within 2 LSBs requires a maximum
drift of 10 ppm/°C. By choosing a precision reference with low
output temperature coefficient this error source can be minimized.
Table 7 suggests some references available from Analog Devices
that are suitable for use with this range of current output DACs.
AMPLIFIER SELECTION
The primary requirement for the current-steering mode is an
amplifier with low input bias currents and low input offset
voltage. The input offset voltage of an op amp is multiplied by
the variable gain (due to the code-dependent output resistance
of the DAC) of the circuit. A change in this noise gain between
two adjacent digital fractions produces a step change in the
output voltage due to the amplifier’s input offset voltage. This
output voltage change is superimposed on the desired change in
output between the two codes and gives rise to a differential
linearity error, which, if large enough, could cause the DAC to
be nonmonotonic. In general, the input offset voltage should be
相關(guān)PDF資料
PDF描述
ESA10DTBD CONN EDGECARD 20POS R/A .125 SLD
UCS2W470MNY9 CAP ALUM 47UF 450V 20% RADIAL
EVAL-AD5445SDZ BOARD EVAL FOR AD5445
UPZ2G820MNY9 CAP ALUM 82UF 400V 20% RADIAL
V300C2E50BF2 CONVERTER MOD DC/DC 2V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5444EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD5444EBZ 制造商:Analog Devices 功能描述:EVAL KIT FOR 12-/14BIT HIGH BANDWIDTH MULTIPLYING DACS W/ SE - Bulk
EVAL-AD5445EB 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk
EVAL-AD5445EBZ 功能描述:BOARD EVALUATION FOR AD5445 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5445SDZ 功能描述:BOARD EVAL FOR AD5445 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581