is 50 Hz (sinc4 filter); 50 Hz rejection is no longer ach" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� EVAL-AD7192EBZ
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 22/41闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� BOARD EVAL FOR AD7192
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
ADC 鐨勬暩(sh霉)閲忥細 1
浣嶆暩(sh霉)锛� 24
閲囨ǎ鐜囷紙姣忕锛夛細 4.8k
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� SPI?銆丵SPI?銆丮ICROWIRE? 鍜� DSP
杓稿叆鑼冨湇锛� ±VREF/澧炵泭
宸ヤ綔婧害锛� -40°C ~ 105°C
宸茬敤 IC / 闆朵欢锛� AD7192
宸蹭緵鐗╁搧锛� 鏉�
AD7192
Rev. A | Page 28 of 40
is 50 Hz (sinc4 filter); 50 Hz rejection is no longer achieved. The
ADC must operate with an output data rate of 12.5 Hz to obtain
50 Hz rejection when zero latency is enabled. To obtain
simultaneous 50 Hz/60 Hz rejection, the REJ60 bit in the mode
register can be set when the output data rate is equal to 12.5 Hz.
The stop-band attenuation is considerably reduced also (3 dB
compared with 53 dB in the nonzero latency mode).
0
鈥�10
鈥�20
鈥�30
鈥�40
鈥�50
鈥�60
鈥�70
鈥�80
鈥�90
鈥�100
0100
50
200
300
400
500
150
250
350
450
550 600
F
IL
T
E
R
GA
IN
(
d
B
)
FREQUENCY (Hz)
07
82
2-
0
20
Figure 27. Sinc4 Filter Response (50 Hz Output Data Rate, Zero Latency)
Channel Sequencer
The AD7192 includes a channel sequencer, which simplifies
communications with the device in multichannel applications.
The sequencer also optimizes the channel throughput of the
device because the sequencer switches channels at the optimum
rate rather than waiting for instructions via the SPI interface.
Bit CH0 to Bit CH7 in the configuration register are used to
enable the required channels. In continuous conversion mode,
the ADC selects each of the enabled channels in sequence and
performs a conversion on the channel. The RDY pin goes low
when a valid conversion is available on each channel. When
several channels are enabled, the contents of the status register
should be attached to the 24-bit word so that the user can
identify the channel that corresponds to each conversion. To
attach the status register value to the conversion, Bit DAT_STA
in the mode register should be set to 1.
When several channels are enabled, the ADC must allow the
complete settling time to generate a valid conversion each time
that the channel is changed. The AD7192 takes care of this:
when a channel is selected, the modulator and filter are reset
and the RDY pin is taken high. The AD7192 then allows the
complete settling time to generate the first conversion. RDY
goes low only when a valid conversion is available. The AD7192
then selects the next enabled channel and converts on that
channel. The user can then read the data register while the
ADC is performing the conversion on the next channel.
The time required to read a valid conversion from all enabled
channels is equal to
tSETTLE 脳 number of enabled channels
For example, if the sinc4 filter is selected, chop is disabled, and
zero latency is disabled, the settling time for each channel is
equal to
tSETTLE = 4/fADC
where fADC is the output data rate when continuously converting
on a single channel. The time required to sample N channels is
4/(fADC 脳 N)
RDY
CONVERSIONS
CHANNEL A
CHANNEL B
1/fADC
CHANNEL C
07822-
019
Figure 28. Channel Sequencer
DIGITAL INTERFACE
As indicated in the On-Chip Registers section, the program-
mable functions of the AD7192 are controlled using a set of
on-chip registers. Data is written to these registers via the serial
interface of the part. Read access to the on-chip registers is also
provided by this interface. All communication with the part must
start with a write to the communications register. After power-on
or reset, the device expects a write to its communications register.
The data written to this register determines whether the next oper-
ation is a read operation or a write operation and also determines
to which register this read or write operation occurs. Therefore,
write access to any of the other registers on the part begins with a
write operation to the communications register, followed by a
write to the selected register. A read operation from any other
register (except when continuous read mode is selected) starts
with a write to the communications register, followed by a read
operation from the selected register.
The serial interface of the AD7192 consists of four signals: CS,
DIN, SCLK, and DOUT/RDY. The DIN line is used to transfer
data into the on-chip registers, and DOUT/RDY is used for
accessing data from the on-chip registers. SCLK is the serial clock
input for the device, and all data transfers (either on DIN or
DOUT/RDY) occur with respect to the SCLK signal.
The DOUT/RDY pin functions as a data ready signal also, the
line going low when a new data-word is available in the output
register. It is reset high when a read operation from the data
register is complete. It also goes high prior to the updating of the
data register to indicate when not to read from the device, to
ensure that a data read is not attempted while the register is being
updated. CS is used to select a device. It can be used to decode the
AD7192 in systems where several components are connected to
the serial bus.
Figure 3 and Figure 4 show timing diagrams for interfacing to the
AD7192, with CS being used to decode the part.
shows
the timing for a read operation from the output shift register of
the AD7192, and
shows the timing for a write operation
to the input shift register. It is possible to read the same word
from the data register several times even though the DOUT/
RDY
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
LQH3NPN220MJ0L INDUCTOR POWER 22UH 510MA 1212
PCMC063T-R68MN COIL .68UH POWER CHOKE 20% SMD
EVAL-AD7190EBZ BOARD EVAL FOR AD7190
EBM25DRSN CONN EDGECARD 50POS DIP .156 SLD
PCMC063T-R22MN COIL .22UH POWER CHOKE 20% SMD
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EVAL-AD7192EBZ 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:EVAL BOARD, AD7192 24BIT ADC
EVAL-AD7193EBZ 鍔熻兘鎻忚堪:EVAL BOARD FOR AD7193 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣紝闁嬬櫦(f膩)绯荤当(t菕ng) >> 瑭曚及鏉� - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 (ADC) 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- ADC 鐨勬暩(sh霉)閲�:1 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:94.4k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:USB 杓稿叆鑼冨湇:±VREF/2 鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯�(bi膩o)婧�(zh菙n)锛�:- 宸ヤ綔婧害:-40°C ~ 85°C 宸茬敤 IC / 闆朵欢:MAX11645 宸蹭緵鐗╁搧:鏉�锛岃粺浠�
EVAL-AD7194EBZ 鍔熻兘鎻忚堪:EVAL BOARD FOR AD7194 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣紝闁嬬櫦(f膩)绯荤当(t菕ng) >> 瑭曚及鏉� - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 (ADC) 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- ADC 鐨勬暩(sh霉)閲�:1 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:94.4k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:USB 杓稿叆鑼冨湇:±VREF/2 鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯�(bi膩o)婧�(zh菙n)锛�:- 宸ヤ綔婧害:-40°C ~ 85°C 宸茬敤 IC / 闆朵欢:MAX11645 宸蹭緵鐗╁搧:鏉�锛岃粺浠�
EVAL-AD7195EBZ 鍔熻兘鎻忚堪:BOARD EVAL FOR AD7195 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭曚及婕旂ず鏉垮拰濂椾欢 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 涓昏鐩殑:闆讳俊锛岀窔璺帴鍙e柈鍏冿紙LIU锛� 宓屽叆寮�:- 宸茬敤 IC / 闆朵欢:IDT82V2081 涓昏灞€�:T1/J1/E1 LIU 娆¤灞€�:- 宸蹭緵鐗╁搧:鏉�锛岄浕婧�锛岀窔绾�锛孋D 鍏跺畠鍚嶇ū:82EBV2081
EVAL-AD7262EDZ 鍔熻兘鎻忚堪:BOARD EVAL CONTROL AD7262 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭曚及鏉� - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 (ADC) 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- ADC 鐨勬暩(sh霉)閲�:1 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:94.4k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:USB 杓稿叆鑼冨湇:±VREF/2 鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯�(bi膩o)婧�(zh菙n)锛�:- 宸ヤ綔婧害:-40°C ~ 85°C 宸茬敤 IC / 闆朵欢:MAX11645 宸蹭緵鐗╁搧:鏉�锛岃粺浠�