參數(shù)資料
型號: EVAL-AD7327CBZ
廠商: Analog Devices Inc
文件頁數(shù): 13/37頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD7327
標準包裝: 1
系列: iCMOS®
ADC 的數(shù)量: 1
位數(shù): 12
采樣率(每秒): 500k
數(shù)據(jù)接口: 串行
輸入范圍: ±10 V
在以下條件下的電源(標準): 17mW @ 500kSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7327
已供物品:
相關產(chǎn)品: AD7327BRUZ-REEL-ND - IC ADC 12BIT+SAR 8CHAN 20-TSSOP
AD7327BRUZ-REEL7-ND - IC ADC 12BIT+ SAR 8CHAN 20TSSOP
AD7327BRUZ-ND - IC ADC 12BIT+ SAR 8CHAN 20TSSOP
Data Sheet
AD7327
Rev. B | Page 19 of 36
TYPICAL CONNECTION DIAGRAM
Figure 32 shows a typical connection diagram for the AD7327.
In this configuration, the AGND pin is connected to the analog
ground plane of the system, and the DGND pin is connected to
the digital ground plane of the system. The analog inputs on the
AD7327 can be configured to operate in single-ended, true
differential, or pseudo differential mode. The AD7327 can operate
with either an internal or external reference. In Figure 32, the
AD7327 is configured to operate with the internal 2.5 V reference.
A 680 nF decoupling capacitor is required when operating with
the internal reference.
The VCC pin can be connected to either a 3 V supply voltage or a
5 V supply voltage. The VDD and VSS are the dual supplies for the
high voltage analog input structures. The voltage on these pins
must be equal to or greater than the highest analog input range
selected on the analog input channels (see Table 6). The VDRIVE
pin is connected to the supply voltage of the microprocessor.
The voltage applied to the VDRIVE input controls the voltage of
the serial interface. VDRIVE can be set to 3 V or 5 V.
AD7327
VCC
VDD1
SERIAL
INTERFACE
C/P
VIN0
VIN1
VIN2
VIN3
VIN4
VIN5
VIN6
VIN7
REFIN/OUT
CS
DOUT
VDRIVE
SCLK
DIN
DGND
10F
0.1F
+
10F
0.1F
+
10F
0.1F
+
ANALOG INPUTS
±10V, ±5V, ±2.5V
0V TO +10V
+15V
–15V
680nF
VSS1
VCC +2.7V TO 5.25V
1MINIMUM VDD AND VSS SUPPLY VOLTAGES
DEPEND ON THE HIGHEST ANALOG INPUT
RANGE SELECTED.
AGND
10F
0.1F
+
+3V SUPPLY
0
540
1-
02
5
Figure 32. Typical Connection Diagram
ANALOG INPUT
Single-Ended Inputs
The AD7327 has a total of eight analog inputs when operating
the AD7327 in single-ended mode. Each analog input can be
independently programmed to one of the four analog input
ranges. In applications where the signal source is high impedance,
it is recommended to buffer the signal before applying it to the
ADC analog inputs. Figure 33 shows the configuration of the
AD7327 in single-ended mode.
AD73271
VIN+
V+
V–
VDD
VSS
VCC
5V
AGND
1ADDITIONAL PINS OMITTED FOR CLARITY.
0
5401-
026
Figure 33. Single-Ended Mode Typical Connection Diagram
True Differential Mode
The AD7327 can have a total of four true differential analog
input pairs. Differential signals have some benefits over single-
ended signals, including better noise immunity based on the
common-mode rejection of the device and improvements in
distortion performance. Figure 34 defines the configuration of
the true differential analog inputs of the AD7327.
AD73271
VIN+
VIN
1ADDITIONAL PINS OMITTED FOR CLARITY.
0
5401
-027
Figure 34. True Differential Inputs
The amplitude of the differential signal is the difference
between the signals applied to the VIN+ and VIN pins in
each differential pair (VIN+ VIN). VIN+ and VIN should
be simultaneously driven by two signals each of amplitude
±4 × VREF (depending on the input range selected) that are
180° out of phase. Assuming the ±4 × VREF mode, the amplitude
of the differential signal is 20 V to +20 V p-p (2 × 4 × VREF),
regardless of the common mode.
The common mode is the average of the two signals
(VIN+ + VIN)/2
and is, therefore, the voltage on which the two input signals are
centered.
This voltage is set up externally, and its range varies with reference
voltage. As the reference voltage increases, the common-mode
range decreases. When driving the differential inputs with an
amplifier, the actual common-mode range is determined by the
output swing of the amplifier. If the differential inputs are not
driven from an amplifier, the common-mode range is determined
by the supply voltage on the VDD and the VSS supply pins.
When a conversion takes place, the common mode is rejected,
resulting in a noise-free signal of amplitude 2 × (4 × VREF) to +2 ×
(4 × VREF) corresponding to digital Code 4096 to Code +4095.
相關PDF資料
PDF描述
VI-BNB-EY CONVERTER MOD DC/DC 95V 50W
EBC35DRYH CONN EDGECARD 70POS DIP .100 SLD
VE-B1V-EY CONVERTER MOD DC/DC 5.8V 50W
EVAL-AD7995EBZ BOARD EVAL FOR AD7995
AT-S-26-8/8/S-25-R MOD CORD STANDARD 8-8 SILVER 25'
相關代理商/技術參數(shù)
參數(shù)描述
EVAL-AD7327SDZ 功能描述:BOARD EVAL FOR AD7327SDZ RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:* 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7328CB 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, Software-Selectable True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7328SDZ 功能描述:BOARD EVAL FOR AD7328 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7329CB 制造商:Analog Devices 功能描述:
EVAL-AD7329CBZ 功能描述:BOARD EVALUATION FOR AD7329CBZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件