參數(shù)資料
型號: EVAL-AD7327CBZ
廠商: Analog Devices Inc
文件頁數(shù): 26/37頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD7327
標(biāo)準(zhǔn)包裝: 1
系列: iCMOS®
ADC 的數(shù)量: 1
位數(shù): 12
采樣率(每秒): 500k
數(shù)據(jù)接口: 串行
輸入范圍: ±10 V
在以下條件下的電源(標(biāo)準(zhǔn)): 17mW @ 500kSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7327
已供物品:
相關(guān)產(chǎn)品: AD7327BRUZ-REEL-ND - IC ADC 12BIT+SAR 8CHAN 20-TSSOP
AD7327BRUZ-REEL7-ND - IC ADC 12BIT+ SAR 8CHAN 20TSSOP
AD7327BRUZ-ND - IC ADC 12BIT+ SAR 8CHAN 20TSSOP
Data Sheet
AD7327
Rev. B | Page 31 of 36
SERIAL INTERFACE
Figure 53 shows the timing diagram for the serial interface of
the AD7327. The serial clock applied to the SCLK pin provides
the conversion clock and controls the transfer of information to
and from the AD7327 during a conversion.
The CS signal initiates the data transfer and the conversion
process. The falling edge of CS puts the track-and-hold into
hold mode and takes the bus out of three-state. Then the analog
input signal is sampled. Once the conversion is initiated, it requires
16 SCLK cycles to complete.
The track-and-hold goes back into track mode on the 14th SCLK
rising edge. On the 16th SCLK falling edge, the DOUT line returns
to three-state. If the rising edge of CS occurs before 16 SCLK
cycles have elapsed, the conversion is terminated, and the DOUT
line returns to three-state. Depending on where the CS signal is
brought high, the addressed register may be updated.
Data is clocked into the AD7327 on the SCLK falling edge. The
three MSBs on the DIN line are decoded to select which register
is addressed. The control register is a 12-bit register. If the control
register is addressed by the three MSBs, the data on the DIN
line is loaded into the control on the 15th SCLK falling edge. If
the sequence register or either of the range registers is addressed,
the data on the DIN line is loaded into the addressed register
on the 11th SCLK falling edge.
Conversion data is clocked out of the AD7327 on each SCLK
falling edge. Data on the DOUT line consists of three channel
identifier bits, a sign bit, and a 12-bit conversion result. The
channel identifier bits are used to indicate which channel
corresponds to the conversion result. The ADD2 bit is clocked
out on the CS falling edge, and the ADD1 bit is clocked out on
the first SCLK falling edge.
ADD1
1
2
3
4
5
13
14
15
16
WRITE
REG
SEL1
REG
SEL2
LSB
MSB
ADD0
SIGN
DB11
DB10
DB2
DB1
DB0
t2
t6
t4
t9
t10
t3
t7
t5
t8
t1
tQUIET
tCONVERT
SCLK
CS
DOUT
THREE-
STATE
THREE-STATE
DIN
ADD2
3 IDENTIFICATION BITS
05401-
036
DON’T
CARE
Figure 53. Serial Interface Timing Diagram (Control Register Write)
相關(guān)PDF資料
PDF描述
VI-BNB-EY CONVERTER MOD DC/DC 95V 50W
EBC35DRYH CONN EDGECARD 70POS DIP .100 SLD
VE-B1V-EY CONVERTER MOD DC/DC 5.8V 50W
EVAL-AD7995EBZ BOARD EVAL FOR AD7995
AT-S-26-8/8/S-25-R MOD CORD STANDARD 8-8 SILVER 25'
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7327SDZ 功能描述:BOARD EVAL FOR AD7327SDZ RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7328CB 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, Software-Selectable True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7328SDZ 功能描述:BOARD EVAL FOR AD7328 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7329CB 制造商:Analog Devices 功能描述:
EVAL-AD7329CBZ 功能描述:BOARD EVALUATION FOR AD7329CBZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件