- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗17056 > EVAL-AD7366CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7366 PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉(h脿o)锛� | EVAL-AD7366CBZ |
| 寤犲晢锛� | Analog Devices Inc |
| 鏂囦欢闋佹暩(sh霉)锛� | 2/29闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | BOARD EVALUATION FOR AD7366 |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 1 |
| 绯诲垪锛� | iCMOS® |
| ADC 鐨勬暩(sh霉)閲忥細 | 2 |
| 浣嶆暩(sh霉)锛� | 12 |
| 閲囨ǎ鐜囷紙姣忕锛夛細 | 1M |
| 鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� | 涓茶 |
| 杓稿叆鑼冨湇锛� | ±10 V |
| 鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯�(bi膩o)婧�(zh菙n)锛夛細 | 70mW @ 1MSPS |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 宸茬敤 IC / 闆朵欢锛� | AD7366 |
| 宸蹭緵鐗╁搧锛� | 鏉� |
| 鐩搁棞(gu膩n)鐢�(ch菐n)鍝侊細 | AD7366BRUZ-5-ND - IC ADC 12BIT DUAL 500KSPS 24-TSS AD7366BRUZ-5500RL7-ND - IC ADC 12BIT DUAL BIPO 24-TSSOP AD7366BRUZ-5-RL7-ND - IC ADC 12BIT DUAL BIPO 24-TSSOP AD7366BRUZ-ND - IC ADC 12BIT SAR 1MSPS 24TSSOP AD7366BRUZ-RL7-ND - IC ADC 12BIT SAR 1MSPS 24TSSOP AD7366BRUZ-500RL7-ND - IC ADC 12BIT SAR 1MSPS 24TSSOP |
绗�1闋�鐣�(d膩ng)鍓嶇2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�
AD7366/AD7367
Rev. D | Page 9 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
DOUTA 1
2
3
ADDR
4
DGND
24
23
BUSY
22
CNVST
21
RANGE0
5
RANGE1
6
AGND
7
SCLK
20
CS
19
REFSEL
18
8
AGND
17
9
16
10
15
11
14
12
13
AD7366/
AD7367
TOP VIEW
(Not to Scale)
DOUTB
DCAPA
DCAPB
DVCC
AVCC
VSS
VA1
VA2
VB1
VB2
VDD
VDRIVE
06703-
002
Figure 2. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 23
D
OUTA, DOUTB
Serial Data Outputs. The data output is supplied to each pin as a serial data stream. The bits are clocked out on
the falling edge of the SCLK input; 12 SCLK cycles are required to access a result from the AD7366, and 14 SCLK
cycles are required for the AD7367. The data simultaneously appears on both pins from the simultaneous con-
versions of both ADCs. The data stream consists of the 12 bits of conversion data for the AD7366 and 14 bits for
the AD7367 and is provided MSB first. If CS is held low for a further 14 SCLK cycles, on either DOUTA or DOUTB, the
data from the other ADC follows on that D
OUT pin. Note, the second serial result from the AD7366 is preceeded
by two zeros. Therfore data from a simultaneous conversion on both ADCs can be gathered in serial format on
either D
2
V
DRIVE
Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates.
This pin should be decoupled to DGND. The voltage range on this pin is 2.7 V to 5.25 V and may be different
from the voltage at AV
CC and DVCC, but should never exceed either by more than 0.3 V. To achieve a throughput
rate of 1.12 MSPS for the AD7366 or 1 MSPS for the AD7367, V
DRIVE must be 鈮� 4.75 V.
3
DV
CC
Digital Supply Voltage, 4.75 V to 5.25 V. The DV
CC and AVCC voltages should ideally be at the same potential.
For best performance, it is recommended that the DV
CC and AVCC pins be shorted together, to ensure that the
voltage difference between them never exceeds 0.3 V even on a transient basis. This supply should be decoupled
to DGND. Place 10 F and 100 nF decoupling capacitors on the DV
CC pin.
4, 5
RANGE1,
RANGE0
Analog Input Range Selection, Logic Inputs. The polarity on these pins determines the input range of the analog
input channels. See the Analog Inputs section and Table 8 for details.
6
ADDR
Multiplexer Select, Logic Input. This input is used to select the pair of channels to be simultaneously converted,
either Channel 1 of both ADC A and ADC B, or Channel 2 of both ADC A and ADC B. The logic state on this pin is
latched on the rising edge of BUSY to set up the multiplexer for the next conversion.
7, 17
AGND
Analog Ground. Ground reference point for all analog circuitry on the AD7366/AD7367. All analog input signals
and any external reference signal should be referred to this AGND voltage. Both AGND pins should connect to
the AGND plane of a system. The AGND and DGND voltages should ideally be at the same potential and must
not be more than 0.3 V apart, even on a transient basis.
8
AV
CC
Analog Supply Voltage, 4.75 V to 5.25 V. This is the supply voltage for the ADC cores. The AV
CC and DVCC voltages
should ideally be at the same potential. For best performance, it is recommended that the DV
CC and AVCC pins be
shorted together, to ensure that the voltage difference between them never exceeds 0.3 V even on a transient
basis. This supply should be decoupled to AGND. Place 10 F and 100 nF decoupling capacitors on the AV
CC pin.
9, 16
D
CAPA, DCAPB
Decoupling Capacitor Pins. Decoupling capacitors are connected to these pins to decouple the reference buffer
for each respective ADC. For best performance, it is recommended that a 680 nF decoupling capacitor be used
on these pins. Provided the output is buffered, the on-chip reference can be taken from these pins and applied
externally to the rest of a system.
10
V
SS
Negative Power Supply Voltage. This is the negative supply voltage for the high voltage analog input structure
of the AD7366/AD7367. The supply must be less than a maximum voltage of 11.5 V for all analog input ranges.
See Table 7 for more details. Place 10 F and 100 nF decoupling capacitors on the V
SS pin.
11, 12
V
A1, VA2
Analog Inputs of ADC A. Both analog inputs are single-ended. The analog input range on these channels is
determined by the RANGE0 and RANGE1 pins.
13, 14
V
B2, VB1
Analog Inputs of ADC B. Both analog inputs are single-ended. The analog input range on these channels is
determined by the RANGE0 and RANGE1 pins.
15
V
DD
Positive Power Supply Voltage. This is the positive supply voltage for the high voltage analog input structure of
the AD7366/AD7367. The supply must be greater than a minimum voltage of 11.5 V for all analog input ranges.
See Table 7 for more details. Place 10 F and 100 nF decoupling capacitors on the V
DD pin.
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| PCX1H470MCL1GS | CAP ALUM 47UF 50V 20% SMD |
| 0210490886 | CABLE JUMPER 1.25MM .152M 19POS |
| MIC2017YM6 TR | IC SW DISTRIBUTION ADJ SOT23-6 |
| EEM28DTKN | CONN EDGECARD 56POS DIP .156 SLD |
| 0210391074 | CABLE JUMPER 1MM .030M 37POS |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| EVAL-AD7366SDZ | 鍔熻兘鎻忚堪:BOARD EVAL FOR AD7366 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭�(p铆ng)浼版澘 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 (ADC) 绯诲垪:iCMOS® 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- ADC 鐨勬暩(sh霉)閲�:1 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:94.4k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:USB 杓稿叆鑼冨湇:±VREF/2 鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯�(bi膩o)婧�(zh菙n)锛�:- 宸ヤ綔婧害:-40°C ~ 85°C 宸茬敤 IC / 闆朵欢:MAX11645 宸蹭緵鐗╁搧:鏉匡紝杌熶欢 |
| EVAL-AD7367CBZ | 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:True Bipolar Input, Dual 1 銉瑂, 12-/14-Bit, 2-Channel SAR ADCs |
| EVAL-AD7367SDZ | 鍔熻兘鎻忚堪:鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻� IC 闁嬬櫦(f膩)宸ュ叿 EVALUATION CONTROL BOARD I.C. RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鐢�(ch菐n)鍝�:Demonstration Kits 椤炲瀷:ADC 宸ュ叿鐢ㄤ簬瑭�(p铆ng)浼�:ADS130E08 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:- 6 V to + 6 V |
| EVAL-AD7376EBZ | 鍔熻兘鎻忚堪:BOARD EVAL FOR AD7376 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭�(p铆ng)浼版紨绀烘澘鍜屽浠� 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 涓昏鐩殑:闆讳俊锛岀窔璺帴鍙ｅ柈鍏冿紙LIU锛� 宓屽叆寮�:- 宸茬敤 IC / 闆朵欢:IDT82V2081 涓昏灞€�:T1/J1/E1 LIU 娆¤灞€�:- 宸蹭緵鐗╁搧:鏉�锛岄浕婧�锛岀窔绾�锛孋D 鍏跺畠鍚嶇ū:82EBV2081 |
| EVAL-AD7400AEBZ | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:EVALUATION BOARD I.C. - Bulk |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
