- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17059 > EVAL-AD7781EBZ (Analog Devices Inc)BOARD EVAL FOR AD7781 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7781EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD7781 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 20 |
| 采樣率（每秒）： | 470 |
| 數(shù)據(jù)接口： | SPI? |
| 輸入范圍： | ±5 V |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7781 |
| 已供物品： | 板 |
AD7781
Rev. 0 | Page 7 of 16
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
AD7781
TOP VIEW
(Not to Scale)
NC = NO CONNECT
1
2
3
4
5
6
7
8
SCLK
DOUT/RDY
NC
AIN(–)
AIN(+)
GAIN
NC
REFIN(+)
16
15
14
13
12
11
10
9
FILTER
PDRST
DVDD
BPDSW
REFIN(–)
GND
AVDD
NC
SCLK 1
DOUT/RDY 2
NC 3
GAIN 4
FILTER
14
PDRST
13
DVDD
12
AVDD
11
AIN(+) 5
GND
10
AIN(–) 6
BPDSW
9
AD7781
TOP VIEW
(Not to Scale)
REFIN(+) 7
REFIN(–)
8
NC = NO CONNECT
0
81
62
-0
06
08
16
2-
00
7
Figure 6. SOIC Pin Configuration
Figure 7. TSSOP Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
SOIC
TSSOP
Mnemonic
Description
1
2
SCLK
Serial Clock Input. This serial clock input is for data transfers from the ADC. The SCLK pin has a Schmitt-
triggered input. The serial clock can be active only when transferring data from the AD7781. The data
from the AD7781 can be read as a continuous 32-bit word. Alternatively, SCLK can be noncontinuous
during the data transfer, with the information being transmitted from the ADC in smaller data batches.
2
3
DOUT/RDY
Serial Data Output/Data Ready Output. DOUT/RDY serves a dual purpose: as a data ready pin, going low
to indicate the completion of a conversion, and as a serial data output pin to access the data register of
the ADC. Eight status bits accompany each data read (see
). The DOUT/
RDY falling edge can be
used as an interrupt to a processor, indicating that new data is available. If the data is not read after the
conversion, the pin goes high before the next update occurs. The serial interface is reset each time that a
conversion is available. Therefore, the user must ensure that any conversions being transmitted are
completed before the next conversion is available.
1, 4, 16
NC
No Connect. This pin can be left floating.
4
5
GAIN
Gain Select Pin. When GAIN is low, the gain is set to 128. When GAIN is high, the gain is set to 1.
5
6
AIN(+)
Analog Input. AIN(+) is the positive terminal of the differential analog input pair, AIN(+)/AIN().
6
7
AIN()
Analog Input. AIN() is the negative terminal of the differential analog input pair, AIN(+)/AIN().
7
8
REFIN(+)
Positive Reference Input. An external reference can be applied between REFIN(+) and REFIN(). The nomi-
nal reference voltage (REFIN(+) REFIN()) is 5 V, but the part can function with a reference of 0.5 V to AVDD.
8
9
REFIN()
Negative Reference Input.
9
10
BPDSW
Bridge Power-Down Switch to GND. When PDRST is high, the bridge power-down switch is closed.
When PDRST is low, the switch is opened.
10
11
GND
Ground Reference Point.
11
12
AVDD
Supply Voltage, 2.7 V to 5.25 V.
12
13
DVDD
Digital Interface Supply Voltage. The logic levels for the serial interface pins and the digital control pins
are related to this supply, which is between 2.7 V and 5.25 V. The DVDD voltage is independent of the
voltage on AVDD; therefore, AVDD can equal 5 V with DVDD at 3 V or vice versa.
13
14
PDRST
Power-Down/Reset. When this pin is low, the ADC is placed in power-down mode, and the low-side power
switch is opened. All the logic on the chip is reset, and the DOUT/RDY pin is tristated. When PDRST is high,
the ADC is taken out of power-down mode. The on-chip clock powers up and settles, and the ADC contin-
uously converts. In addition, the low-side power switch is closed. The internal clock requires approximately
1 ms to power up.
14
15
FILTER
Filter Select Pin. When FILTER is low, the fast settling filter is selected. The update rate is set to 16.7 Hz,
which gives a filter settling time of 120 ms. When FILTER is high, the high rejection filter is selected. The
update rate is set to 10 Hz, which gives a filter settling time of 300 ms. With this filter, the stop-band
(higher than fADC) attenuation is better than 45 dB.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MIC2019YM6 TR | IC DISTRIBUTION SW ADJ SOT23-6 |
| MIC2009YML TR | IC DISTRIBUTION SW ADJ 6-MLF |
| EBM28DCTD | CONN EDGECARD 56POS DIP .156 SLD |
| RCM12DSES-S243 | CONN EDGECARD 24POS .156 EYELET |
| VE-B6T-EY | CONVERTER MOD DC/DC 6.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7782EB | 制造商:Analog Devices 功能描述:READ ONLY, PIN CONFIGURED 24BIT SEGMA-DELTA ADC - Bulk |
| EVAL-AD7783EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7783EBZ | 功能描述:BOARD EVAL FOR AD7783 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7785EBZ | 功能描述:BOARD EVALUATION FOR AD7785 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7787CB | 制造商:Analog Devices 功能描述:DEVELOPMENT BOARD ((NS)) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。