- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17061 > EVAL-AD7794EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7794 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7794EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 13/37頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7794 |
| 產(chǎn)品培訓(xùn)模塊： | ADC Applications ADC Architectures ADC DC/AC Performance |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 470 |
| 數(shù)據(jù)接口： | SPI?、QSPI?、MICROWIRE? 和 DSP |
| 輸入范圍： | ±VREF/增益 |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 2.5mW @ 470SPS |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7794 |
| 已供物品： | 板，纜線，CD |
| 相關(guān)產(chǎn)品： | AD7794CRUZ-REEL-ND - IC ADC 24BIT 6CH LP 24-TSSOP AD7794CRUZ-ND - IC ADC 24BIT 6CH LP 24-TSSOP AD7794BRU-ND - IC ADC 24BIT 6CH LP 24-TSSOP AD7794BRUZ-REEL-ND - IC ADC 24BIT 6CH LP 24-TSSOP AD7794BRU-REEL-ND - IC ADC 24BIT 6CH LP 24-TSSOP AD7794BRUZ-ND - IC ADC 24BIT SIG-DEL 6CH 24TSSOP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
AD7794/AD7795
Rev. D | Page 19 of 36
MODE REGISTER
RS2, RS1, RS0 = 0, 0, 1; Power-On/Reset = 0x000A
The mode register is a 16-bit read/write register that is used to
select the operating mode, the update rate, and the clock source.
Table 17 outlines the bit designations for the mode register.
MR0 through MR15 indicate the bit locations with MR
denoting that the bits are in the mode register. MR15 is the first
bit of the data stream. The number in parentheses indicates the
power-on/reset default status of that bit. Any write to the setup
register resets the modulator and filter, and sets the RDY bit.
MR15
MR14
MR13
MR12
MR11
MR10
MR9
MR8
MD2(0)
MD1(0)
MD0(0)
PSW(0)
0(0)
AMP-CM(0)
0(0)
MR7
MR6
MR5
MR4
MR3
MR2
MR1
MR0
CLK1(0)
CLK0(0)
0(0)
CHOP-DIS(0)
FS3(1)
FS2(0)
FS1(1)
FS0(0)
Table 17. Mode Register Bit Designations
Bit No.
Mnemonic
Description
MR15 to MR13
MD2 to MD0
Mode Select Bits. These bits select the operating mode of the AD7794/AD7795 (see Table 18).
MR12
PSW
Power Switch Control Bit. Set by user to close the power switch PSW to GND. The power switch can sink
up to 30 mA. Cleared by user to open the power switch. When the ADC is placed in power-down mode,
the power switch is opened.
MR11 to MR10
0
These bits must be programmed with a Logic 0 for correct operation.
MR9
AMP-CM
Instrumentation Amplifier Common-Mode Bit. This bit is used in conjunction with the CHOP-DIS bit. With
chop disabled, the user can operate with a wider range of common-mode voltages when AMP-CM is
cleared. However, the dc common-mode rejection degrades. With AMP-CM set, the span for the common-
mode voltage is reduced (see the Specifications section). However, the dc common-mode rejection is
significantly better.
MR8
0
This bit must be programmed with a Logic 0 for correct operation.
MR7 to MR6
CLK1 to CLK0
These bits are used to select the clock source for the AD7794/AD7795. Either the on-chip 64 kHz clock can
be used or an external clock can be used. The ability to use an external clock allows several AD7794/AD7795
devices to be synchronized. Also, 50 Hz/60 Hz rejection is improved when an accurate external clock
drives the AD7794/AD7795.
CLK1
CLK0
ADC Clock Source
0
Internal 64 kHz clock. Internal clock is not available at the CLK pin.
0
1
Internal 64 kHz clock. This clock is made available at the CLK pin.
1
0
External 64 kHz. The external clock can have a 45:55 duty cycle (see the
Specifications section for the external clock).
1
External clock. The external clock is divided by 2 within the AD7794/AD7795.
MR5
0
This bit must be programmed with a Logic 0 for correct operation.
MR4
CHOP-DIS
This bit is used to enable or disable chop. On power-up or following a reset, CHOP-DIS is cleared so chop is
enabled. When CHOP-DIS is set, chop is disabled. This bit is used in conjunction with the AMP-CM bit.
When chop is disabled, the AMP-CM bit should be set. This limits the common-mode voltage that can be
used by the ADC, but the dc common-mode rejection does not degrade.
MR3 to MR0
FS3 to FS0
Filter Update Rate Select Bits (see Table 19).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B2L-EY | CONVERTER MOD DC/DC 28V 50W |
| DC979A | BOARD DELTA SIGMA ADC LTC2442 |
| DC742A | BOARD DELTA SIGMA ADC LTC2449 |
| RCM15DCAN-S189 | CONN EDGECARD 30POS R/A .156 SLD |
| DC846A | BOARD DELTA SIGMA ADC LTC2447 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7795 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board for the AD7795 16-Bit, Low Power Sigma-Delta ADC (6 Channels) |
| EVAL-AD7795EB | 制造商:Analog Devices 功能描述:EVAL BD LOW PWR, 16BIT BFFRED SIGMA-DELTA ADC - Bulk |
| EVAL-AD7795EBZ | 功能描述:BOARD EVAL FOR AD7795 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7796EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 16-/24-Bit Sigma-Delta ADC for Bridge Sensors |
| EVAL-AD7796EBZ | 功能描述:BOARD EVALUATION FOR AD7796 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。