參數資料
型號: EVAL-AD7794EBZ
廠商: Analog Devices Inc
文件頁數: 14/37頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD7794
產品培訓模塊: ADC Applications
ADC Architectures
ADC DC/AC Performance
標準包裝: 1
ADC 的數量: 1
位數: 24
采樣率(每秒): 470
數據接口: SPI?、QSPI?、MICROWIRE? 和 DSP
輸入范圍: ±VREF/增益
在以下條件下的電源(標準): 2.5mW @ 470SPS
工作溫度: -40°C ~ 105°C
已用 IC / 零件: AD7794
已供物品: 板,纜線,CD
相關產品: AD7794CRUZ-REEL-ND - IC ADC 24BIT 6CH LP 24-TSSOP
AD7794CRUZ-ND - IC ADC 24BIT 6CH LP 24-TSSOP
AD7794BRU-ND - IC ADC 24BIT 6CH LP 24-TSSOP
AD7794BRUZ-REEL-ND - IC ADC 24BIT 6CH LP 24-TSSOP
AD7794BRU-REEL-ND - IC ADC 24BIT 6CH LP 24-TSSOP
AD7794BRUZ-ND - IC ADC 24BIT SIG-DEL 6CH 24TSSOP
AD7794/AD7795
Rev. D | Page 20 of 36
Table 18. Operating Modes
MD2
MD1
MD0
Mode
0
Continuous Conversion Mode (Default).
In continuous conversion mode, the ADC continuously performs conversions and places the result in the data
register. RDY goes low when a conversion is complete. The user can read these conversions by placing the device
in continuous read mode whereby the conversions are automatically placed on the DOUT line when SCLK pulses
are applied. Alternatively, the user can instruct the ADC to output the conversion by writing to the communica-
tions register. After power-on, the first conversion is available after a period of 2/fADC when chop is enabled or
1/fADC when chop is disabled. Subsequent conversions are available at a frequency of fADC with chop either
enabled or disabled.
0
1
Single Conversion Mode.
When single conversion mode is selected, the ADC powers up and performs a single conversion. The oscillator
requires 1 ms to power up and settle. The ADC then performs the conversion, which takes a time of 2/fADC when
chop is enabled, or 1/fADC when chop is disabled. The conversion result is placed in the data register, RDY goes
low, and the ADC returns to power-down mode. The conversion remains in the data register and RDY remains
active (low) until the data is read or another conversion is performed.
0
1
0
Idle Mode.
In idle mode, the ADC filter and modulator are held in a reset state although the modulator clocks are still
provided.
0
1
Power-Down Mode.
In power-down mode, all the AD7794/AD7795 circuitry is powered down including the current sources, power
switch, burnout currents, bias voltage generator, and clock circuitry.
1
0
Internal Zero-Scale Calibration.
An internal short is automatically connected to the enabled channel. A calibration takes two conversion cycles to
complete when chop is enabled and one conversion cycle when chop is disabled. RDY goes high when the
calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following
a calibration. The measured offset coefficient is placed in the offset register of the selected channel.
1
0
1
Internal Full-Scale Calibration.
A full-scale input voltage is automatically connected to the selected analog input for this calibration.
When the gain equals 1, a calibration takes two conversion cycles to complete when chop is enabled and one
conversion cycle when chop is disabled.
For higher gains, four conversion cycles are required to perform the full-scale calibration when chop is enabled
and 2 conversion cycles when chop is disabled.
RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is
placed in idle mode following a calibration. The measured full-scale coefficient is placed in the full-scale register
of the selected channel.
Internal full-scale calibrations cannot be performed when the gain equals 128. With this gain setting, a system
full-scale calibration can be performed. A full-scale calibration is required each time the gain of a channel is
changed to minimize the full-scale error.
1
0
System Zero-Scale Calibration.
User should connect the system zero-scale input to the channel input pins as selected by the CH2 bit, CH1 bit,
and CH0 bit. A system offset calibration takes two conversion cycles to complete when chop is enabled and one
conversion cycle when chop is disabled. RDY goes high when the calibration is initiated and returns low when
the calibration is complete. The ADC is placed in idle mode following a calibration. The measured offset coeffi-
cient is placed in the offset register of the selected channel.
1
System Full-Scale Calibration.
User should connect the system full-scale input to the channel input pins as selected by the CH2 bit, CH1 bit, and
CH0 bit.
A calibration takes two conversion cycles to complete when chop is enabled and one conversion cycle when
chop is disabled. RDY goes high when the calibration is initiated and returns low when the calibration is
complete. The ADC is placed in idle mode following a calibration. The measured full-scale coefficient is placed in
the full-scale register of the selected channel.
A full-scale calibration is required each time the gain of a channel is changed.
相關PDF資料
PDF描述
VE-B2L-EY CONVERTER MOD DC/DC 28V 50W
DC979A BOARD DELTA SIGMA ADC LTC2442
DC742A BOARD DELTA SIGMA ADC LTC2449
RCM15DCAN-S189 CONN EDGECARD 30POS R/A .156 SLD
DC846A BOARD DELTA SIGMA ADC LTC2447
相關代理商/技術參數
參數描述
EVAL-AD7795 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board for the AD7795 16-Bit, Low Power Sigma-Delta ADC (6 Channels)
EVAL-AD7795EB 制造商:Analog Devices 功能描述:EVAL BD LOW PWR, 16BIT BFFRED SIGMA-DELTA ADC - Bulk
EVAL-AD7795EBZ 功能描述:BOARD EVAL FOR AD7795 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數轉換器 (ADC) 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數量:1 位數:12 采樣率(每秒):94.4k 數據接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7796EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 16-/24-Bit Sigma-Delta ADC for Bridge Sensors
EVAL-AD7796EBZ 功能描述:BOARD EVALUATION FOR AD7796 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數轉換器 (ADC) 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數量:1 位數:12 采樣率(每秒):94.4k 數據接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件