- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17036 > EVAL-AD7843EBZ (Analog Devices Inc)BOARD EVAL FOR AD7843 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7843EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD7843 |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 125k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | 0 ~ 5.25 V |
| 在以下條件下的電源（標準）： | 1.4mW @ 125kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7843 |
| 已供物品： | 板 |
| 相關產(chǎn)品： | AD7843ARUZ-ND - IC ADC 12BIT TOUCHSCREEN 16TSSOP AD7843ARUZ-REEL7-ND - IC ADC 12BIT TOUCHSCREEN 16TSSOP AD7843ARQZ-ND - IC ADC 12BIT TOUCHSCREEN 16-QSOP AD7843ARQZ-REEL7-ND - IC ADC 12BIT TOUCHSCREEN 16-QSOP AD7843ARQZ-REEL-ND - IC ADC 12BIT TOUCHSCREEN 16-QSOP |
AD7843
Rev. B | Page 17 of 20
DETAILED SERIAL INTERFACE TIMING
Figure 25 shows the detailed timing diagram for serial
interfacing to the AD7843. Writing information to the control
register takes place on the first eight rising edges of DCLK in a
data transfer. The control register is written to only if a START
bit is detected (see the Control Register section) on DIN. The
initiation of the following conversion also depends on the
presence of the START bit. Throughout the eight DCLK cycles
when data is being written to the part, the DOUT line is driven
low. The MSB of the conversion result is clocked out on the
falling edge of the ninth DCLK cycle and is valid on the rising
edge of the tenth DCLK cycle; therefore, nine leading zeros can
be clocked out prior to the MSB. This means the data seen on
the DOUT line in the 24 DCLK conversion cycle is presented in
the form of nine leading zeros, twelve bits of data, and three
trailing zeros.
The rising edge of CS puts the bus and the BUSY output back
into three-state, the DIN line is ignored, and, if a conversion is
in progress at the time, this is also aborted. However, if CS is not
brought high after the completion of the conversion cycle, then
the part waits for the next START bit to initiate the next
conversion. This means that each conversion does not
necessarily need to be framed by CS, because once CS goes low,
the part detects each START bit and clocks in the control word
after it on DIN. When the AD7843 is in the 12-bit conversion
mode, a second START bit is not detected until seven DCLK
pulses have elapsed after a control word is clocked in on DIN,
that is, another START bit can be clocked in on the eighth
DCLK rising edge after a control word is written to the device
(see the Fifteen Clocks per Cycle section). If the device is in the
8-bit conversion mode, a second START bit is not recognized
until three DCLK pulses elapse after the control word is clocked
in, that is, another START bit can be clocked in on the fourth
DCLK rising edge after a control word is written to the device.
Because a START bit can be recognized during a conversion, the
control word for the next conversion can be clocked in during
the current conversion, enabling the AD7843 to complete a
conversion cycle in less than 24 DCLKs.
02144-B
-025
CS
DCLK
DIN
BUSY
DOUT
DB11
PD0
DB10
t1
t4
t5
t6
t9
t10
t11
t7
t2
t3
t8
t12
Figure 25. Detailed Timing Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| GEC40DRYH-S13 | CONN EDGECARD 80POS .100 EXTEND |
| EVAL-AD7607EDZ | EVAL BOARD FOR AD7607 |
| GSC12DRTS-S13 | CONN EDGECARD 24POS .100 EXTEND |
| GMC12DRTS-S13 | CONN EDGECARD 24POS .100 EXTEND |
| 0210490306 | CABLE JUMPER 1.25MM .102M 24POS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7851CB | 制造商:Analog Devices 功能描述:14-BIT 333 KSPS SERIAL A/D CONVERTER 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD7851CB4 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit 333 kSPS Serial A/D Converter |
| EVAL-AD7853CB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD - Bulk |
| EVAL-AD7854CB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD - Bulk |
| EVAL-AD7856CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。