參數(shù)資料
型號(hào)： EVAL-AD7843EBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 5/21頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD7843
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 1
位數(shù)： 12
采樣率（每秒）： 125k
數(shù)據(jù)接口： 串行
輸入范圍： 0 ~ 5.25 V
在以下條件下的電源（標(biāo)準(zhǔn)）： 1.4mW @ 125kSPS
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD7843
已供物品： 板
相關(guān)產(chǎn)品： AD7843ARUZ-ND - IC ADC 12BIT TOUCHSCREEN 16TSSOP
AD7843ARUZ-REEL7-ND - IC ADC 12BIT TOUCHSCREEN 16TSSOP
AD7843ARQZ-ND - IC ADC 12BIT TOUCHSCREEN 16-QSOP
AD7843ARQZ-REEL7-ND - IC ADC 12BIT TOUCHSCREEN 16-QSOP
AD7843ARQZ-REEL-ND - IC ADC 12BIT TOUCHSCREEN 16-QSOP
AD7843
Rev. B | Page 12 of 20
ANALOG INPUT
Figure 19 shows an equivalent circuit of the analog input
structure of the AD7843, which contains a block diagram of the
input multiplexer, the differential input of the ADC, and the
differential reference.
Table 5 shows the multiplexer address corresponding to each
analog input, both for the SER/DFR bit in the control register
set high and low. The control bits are provided serially to the
device via the DIN pin. For more information on the control
register, see the Control Register section.
When the converter enters hold mode, the voltage difference
between the +IN and IN inputs (see Figure 19) is captured on
the internal capacitor array. The input current on the analog
inputs depends on the conversion rate of the device. During the
sample period, the source must charge the internal sampling
capacitor (typically 37 pF). Once the capacitor is fully charged,
there is no further input current. The rate of charge transfer
from the analog source to the converter is a function of
conversion rate.
Acquisition Time
The track-and-hold amplifier enters tracking mode on the
falling edge of the fifth DCLK after the START bit us detected
(see Figure 24). The time required for the track-and-hold
amplifier to acquire an input signal depends on how quickly the
37 pF input capacitance is charged. With zero source impedance
on the analog input, three DCLK cycles are always sufficient to
acquire the signal to the 12-bit level. With a source impedance
RIN on the analog input, the actual acquisition time required is
calculated using the formula:
(
)
pF
37
100
4
.
8
×
+
×
=
IN
ACQ
R
t
where RIN is the source impedance of the input signal and 100
and 37 pF is the input RC value. Depending on the frequency of
DCLK used, three DCLK cycles may or may not be sufficient to
acquire the analog input signal with various source impedance
values.
02144-B
-019
VCC
X+
X+ Y+
REF
EXT
X– Y– GND
X+
Y+
IN3
IN4
X–
Y+
Y–
ON-CHIP SWITCHES
4-TO-1
MUX
3-TO-1
MUX
3-TO-1
MUX
IN+
IN– REF–
REF+
ADC CORE
DATA OUT
Figure 19. Equivalent Analog Input Circuit
Table 5. Analog Input, Reference, and Touch Screen Control
A21
A11
A01
SER/DFR
Analog Input
X Switches
Y Switches
+REF2
–REF2
0
1
X+
OFF
ON
VREF
GND
0
1
0
1
IN3
OFF
VREF
GND
1
0
1
Y+
ON
OFF
VREF
GND
1
0
1
IN4
OFF
VREF
GND
0
1
0
X+
OFF
ON
Y+
Y
1
0
1
0
Y+
ON
OFF
X+
X
1
0
Outputs Identity Code, 1000 0000 0000
1 All remaining configurations are invalid addresses.
2 Internal node not directly accessible by the user.
相關(guān)PDF資料
PDF描述
GEC40DRYH-S13 CONN EDGECARD 80POS .100 EXTEND
EVAL-AD7607EDZ EVAL BOARD FOR AD7607
GSC12DRTS-S13 CONN EDGECARD 24POS .100 EXTEND
GMC12DRTS-S13 CONN EDGECARD 24POS .100 EXTEND
0210490306 CABLE JUMPER 1.25MM .102M 24POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7851CB 制造商:Analog Devices 功能描述:14-BIT 333 KSPS SERIAL A/D CONVERTER 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk
EVAL-AD7851CB4 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit 333 kSPS Serial A/D Converter
EVAL-AD7853CB 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD - Bulk
EVAL-AD7854CB 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD - Bulk
EVAL-AD7856CB 制造商:AD 制造商全稱:Analog Devices 功能描述:5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*