參數(shù)資料
型號: EVAL-ADUC7023QSPZ1
廠商: Analog Devices Inc
文件頁數(shù): 3/96頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR ADUC7023
標準包裝: 1
系列: QuickStart™ PLUS 套件
類型: MCU
適用于相關產品: ADuC7023
所含物品:
Data Sheet
ADuC7023
| Page 11 of 96
Table 6. SPI Slave Mode Timing (Phase Mode = 1)
Parameter
Description
Min
Typ
Max
Unit
t
SS
SS to SCLK edge
200
ns
tSL
SCLK low pulse width1
(SPIDIV + 1) × tUCLK
ns
tSH
SCLK high pulse width1
(SPIDIV + 1) × tUCLK
ns
tDAV
Data output valid after SCLK edge
25
ns
tDSU
Data input setup time before SCLK edge1
1 × tUCLK
ns
tDHD
Data input hold time after SCLK edge1
2 × tUCLK
ns
tDF
Data output fall time
5
12.5
ns
tDR
Data output rise time
5
12.5
ns
tSR
SCLK rise time
5
12.5
ns
tSF
SCLK fall time
5
12.5
ns
tSFS
SS high after SCLK edge
0
ns
1
tUCLK = 23.9 ns. It corresponds to the 41.78 MHz internal clock from the PLL before the clock divider.
08675-
005
MOSI
MISO
SCLK
(POLARITY = 0)
SCLK
(POLARITY = 1)
tSF
tSFS
tSR
tSL
tDAV
tSH
tDF
tDR
tDSU
tDHD
SS
MSB
BIT 6 TO BIT 1
LSB
MSB IN
BIT 6 TO BIT 1
LSB IN
tSS
Figure 5. SPI Slave Mode Timing (Phase Mode = 1)
Rev. E
相關PDF資料
PDF描述
AIUR-10-182K INDUCTOR POWER 1800UH 10% T/H
EYM15DRSD CONN EDGECARD 30POS DIP .156 SLD
V300C3V3C50B CONVERTER MOD DC/DC 3.3V 50W
AIUR-06-271K INDUCTOR POWER 270UH 10% T/H
EGM15DRSD CONN EDGECARD 30POS DIP .156 SLD
相關代理商/技術參數(shù)
參數(shù)描述
EVAL-ADuC7023QSPZ2 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI MCU with Enhanced IRQ Handler
EVALADUC7023QSPZU1 制造商:Analog Devices 功能描述:
EVAL-ADUC7024QS 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk
EVAL-ADUC7024QS-U2 制造商:Analog Devices 功能描述:QUICK START DEVL SYST EVAL BOARD I.C. - Bulk
EVAL-ADUC7024QS-U3 制造商:Analog Devices 功能描述:ARM7 ADUC7024 QUICKSTART DEV KIT