- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16420 > EVAL-ADV7623EB1Z (Analog Devices Inc)BOARD EVALUATION FOR ADV7623 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADV7623EB1Z |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 3/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADV7623 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Xpressview™ |
| 主要目的： | 視頻，視頻處理 |
| 已用 IC / 零件： | ADV7623 |
| 已供物品： | 板 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
Data Sheet
ADV7623
Rev. D | Page 11 of 16
Pin No.
Mnemonic
Type
Description
56
TX2
HDMI output
Differential Output Channel 2 Complement. Differential output of the red data at 10×
the pixel clock rate; supports TMDS logic level.
57
TX2+
HDMI output
Differential Output Channel 2 True. Differential output of the red data at 10× the pixel
clock rate; supports TMDS logic level.
58
TXGND
Ground
TXAVDD Ground.
59
CEC
Digital I/O
Consumer Electronics Control Channel (5 V Tolerant).
60
DGND
Ground
DVDD Ground.
61
DVDD
Power
Digital Supply Voltage (1.8 V).
62
ALSB
Digital input
This pin is used to set the I2C address of the Rx IO and the Tx main map.
63
CS
Digital input
Chip Select Pin. This pin must be set low or left floating for the chip to process I2C messages
that are destined for the ADV7623. The ADV7623 ignores I2C messages that it receives if
this pin is high.
64
EP_SCK
Digital output
SPI Clock Interface for the EDID/OSD.
65
EP_CS
Digital output
SPI Chip Selected Interface for the EDID/OSD.
66
EP_MOSI
Digital output
SPI Master Out/Slave In for the EDID/OSD.
67
EP_MISO
Digital input
SPI Master In/Slave Out for the EDID/OSD.
68
MCLK_IN
Digital input
Audio Reference Clock. 128 × N × fS with N = 1, 2, 3, or 4. Set to 128 × sampling frequency (fS),
256 × fS, 384 × fS, or 512 × fS. It supports CMOS logic levels from 1.8 V to 3.3 V.
69
SCLK_IN
Digital input
I2S Audio Clock. It supports CMOS logic levels from 1.8 V to 3.3 V.
70
AP5_IN
Digital input
Audio Input Port 5. It supports CMOS logic levels from 1.8 V to 3.3 V.
71
AP4_IN
Digital input
Audio Input Port 4. It supports CMOS logic levels from 1.8 V to 3.3 V.
72
DGNDIO
Ground
DVDDIO Ground.
73
DVDDIO
Power
Digital I/O Supply Voltage (3.3 V).
74
AP3_IN
Digital input
Audio Input Port 3. It supports CMOS logic levels from 1.8 V to 3.3 V.
75
AP2_IN
Digital input
Audio Input Port 2. It supports CMOS logic levels from 1.8 V to 3.3 V.
76
AP1_IN
Digital input
Audio Input Port 1. It supports CMOS logic levels from 1.8 V to 3.3 V.
77
AP0_IN
Digital input
Audio Input Port 0. It supports CMOS logic levels from 1.8 V to 3.3 V.
78
SDATA
Digital I/O
I2C Port Serial Data Input/Output Pin. SDATA is the data line for the control port.
79
SCL
Digital input
I2C Port Serial Clock Input. SCL is the clock line for the control port.
80
DGND
Ground
DVDD Ground.
81
DVDD
Power
Digital Supply Voltage (1.8 V).
82
INT1
(AMUTE1)
Digital output
Interrupt Pin. This pin can be active low or active high. When status bits change, this pin is
triggered. The events that trigger an interrupt are under user control. This pin can also output
an audio mute signal.
83
INT2
(AMUTE2)
Digital output
Interrupt Pin. This pin can be active low or active high. When status bits change, this pin is
triggered. The events that trigger an interrupt are under user control. This pin can also output
an audio mute signal.
84
INT_TX
Digital output
Interrupt; Open Drain. A 2 kΩ pull-up resistor to the microcontroller I/O supply is recommended.
85
DGNDIO
Ground
DVDDIO Ground.
86
DVDDIO
Power
Digital I/O Supply Voltage (3.3 V).
87
AP0_OUT
Digital output
Audio Output Port 0.
88
AP1_OUT
Digital output
Audio Output Port 1.
89
AP2_OUT
Digital output
Audio Output Port 2.
90
AP3_OUT
Digital output
Audio Output Port 3.
91
AP4_OUT
Digital output
Audio Output Port 4.
92
DGND
Ground
DVDD Ground.
93
DVDD
Power
Digital Supply Voltage (1.8 V).
94
AP5_OUT
Digital output
Audio Output Port 5.
95
SCLK_OUT
Digital output
Audio Serial Clock Output.
96
MCLK_OUT
Digital output
Audio Master Clock Output.
97
RESET
Digital input
System Reset Input. Active low. A minimum low reset pulse width of 5 ms is required to reset
the ADV7623 circuitry.
98
PWRDN
Digital input
Active Low Power-Down Pin. If used, this pin should be pulled high to power up the
ADV7623. This pin can also be used as an in system power detect where internal EDID can
be powered from a 5 V signal of the HDMI port when it is connected to active equipment.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RBE25DHRN | CONN EDGE DUAL 1MM EXTEND 50 POS |
| CM100505-R10JL | INDUCTOR 100NH 90MA SMD |
| UPM2A121MHD6TN | CAP ALUM 120UF 100V 20% RADIAL |
| SP1008R-822K | INDUCTOR PWR SHIELDED 8.20UH SMD |
| 1-6828151-0 | C/A,2.0MM,RIS,XG,50/125,SC DUP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADV7630EBZ | 功能描述:視頻 IC 開(kāi)發(fā)工具 EVALUATION BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Boards 類型:YPbPr to RGBHV Converters 工具用于評(píng)估:LMH1251 工作電源電壓:5 V |
| EVAL-ADV7800EB1Z | 功能描述:BOARD EVAL EXTERNAL DDR SD MEM RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADV7800EB2Z | 制造商:Analog Devices 功能描述:EVAL KIT FOR 10-BIT, SDTV/HDTV 3D COMB FLTR, VID DECODER, AN - Bulk |
| EVAL-ADV7802EB1Z | 功能描述:BOARD EVAL EXTERNAL DDR SD MEM RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADV7802EB2Z | 制造商:Analog Devices 功能描述:EVAL KIT FOR 12-BIT, SDTV/HDTV 3D COMB FLTR, VID DECODER, AN - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。